DSPIC30F5013-30I/PT Microchip Technology, DSPIC30F5013-30I/PT Datasheet
DSPIC30F5013-30I/PT
Specifications of DSPIC30F5013-30I/PT
Available stocks
Related parts for DSPIC30F5013-30I/PT
DSPIC30F5013-30I/PT Summary of contents
Page 1
... ICD Product ID Running ICD Self Test ...Passed MPLAB ICD 2 Ready The errata described in this section will be fixed in future revisions of dsPIC30F5011 and dsPIC30F5013 devices. © 2008 Microchip Technology Inc. dsPIC30F5011/5013 Silicon Errata Summary The following list summarizes the errata described in this document: 1 ...
Page 2
... The following sections will describe the errata and work around to these errata, where they may apply module is configured for 10-bit 2 C devices, the A10 and A9 bits may 2 C module is configured as a 10-bit 2 ® C module is enabled, the dsPIC DSC © 2008 Microchip Technology Inc. ...
Page 3
... Adding an accumulator write back (a dummy write back if needed) to either of the MAC class instructions not use the + = address modification not prefetch data from Y data space. © 2008 Microchip Technology Inc. dsPIC30F5011/5013 2. Module: CPU – Instruction DAW.b The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR< ...
Page 4
... Result in W4 (3) SR<1:0> bits , Result in W2 (3) SR<1:0> bits (4) SR<15:10> bits CORRECT RESULTS ;Load PSVPAG register ;Enable PSV ;Set up W1 for ;indirect PSV access ;from 0x000200 ;works ok ;Load W2 with data ;from program memory ;Carry flag and W4 ;results are ok! © 2008 Microchip Technology Inc. ...
Page 5
... W5, W8 ;Outer loop ends Note: For details on the functionality of EDT bit, see section 2.9.2.4 in the dsPIC30F Family Reference Manual. © 2008 Microchip Technology Inc. dsPIC30F5011/5013 2 5. Module – Read Operations on I2CCON SFR Data read from the I2CCON Special Function Register (SFR) may not be correct at device operation greater than 20 MIPS for V range of 4 ...
Page 6
... SFR (U1MODE or U2MODE in this case). For example, the U1MODE register can be written using a function call: U1MODE and U2MODE SFRs the DD SPECIAL WRITE SEQUENCE #IPL2 #IPL1 #IPL0 ;write U1MODE ;address to W0 ;perform a direct ;write to W0 U1MODE ;write to U1MODE © 2008 Microchip Technology Inc. ...
Page 7
... DISI_PROTECT(X) {\ __asm__ volatile (“DISI #0x1FFF”);\ X; \ DISICNT = 0; } DISI_PROTECT(SRbits.IPL = 0x5); © 2008 Microchip Technology Inc. dsPIC30F5011/5013 10. Module: Interrupt Controller – Sequential Interrupts When interrupt nesting is enabled (or NSTDIS (INTCON1<15>) bit is ‘0’), the following sequence of events will lead to an address error trap. The generic terms “ ...
Page 8
... SMPI<3:0> to ‘0000’ (interrupt on every conversion 15. Module: 8x PLL Mode If 8x PLL mode is used, the input frequency range is 5 MHz-10 MHz instead of 4 MHz-10 MHz. Work around None PLL is used, make sure the input crystal or clock frequency is 5 MHz or greater. © 2008 Microchip Technology Inc. ...
Page 9
... NOP instructions .rept 31 NOP .endr ; Place SLEEP instruction in the last word of program memory PWRSAV #0 © 2008 Microchip Technology Inc. dsPIC30F5011/5013 This can be accomplished by replacing all occurrences of the PWRSAV #0 instruction with a function call to a suitably aligned subroutine. The address( ) attribute provided by the MPLAB ASM30 assembler can be utilized to correctly align the instructions in the subroutine ...
Page 10
... Manual” (DS70046) for more details on performing a clock switch operation. Note: The above work around is recommended for users for whom application hardware changes are possible, and also for users whose includes a 32 kHz LP Oscillator crystal. or Section 29. “Oscillator” application hardware already © 2008 Microchip Technology Inc. ...
Page 11
... This will also clear the RBF flag Clear the I C receiver interrupt flag SI2CF back to step 1 to continue receiving incoming data bytes. © 2008 Microchip Technology Inc. dsPIC30F5011/5013 Work around 2: Use this work around for applications in which the receiver interrupt is required. Assuming that ...
Page 12
... When the I C module is configured as a 10-bit slave with and address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02; however, acknowledges both address bytes. Work around None. © 2008 Microchip Technology Inc. with the the module ...
Page 13
... For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin. © 2008 Microchip Technology Inc. dsPIC30F5011/5013 2 C module is that ...
Page 14
... C), and 22 (Timer). Removed silicon issue 14 (Using OSC2/RC15 pin for Digital I/O). Revision H (9/2008) 2 Replaced issues 17 and with issue 25 (I Added silicon issues 21 (PLL Lock Status Bit), 22 (PSV 2 Operations) and 23-25 (I C). DS80223H-page 14 C), and 20 (I/O 2 C). © 2008 Microchip Technology Inc. ...
Page 15
... PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2008 Microchip Technology Inc. 01/02/08 ...