ATMEGA169PV-8AU Atmel, ATMEGA169PV-8AU Datasheet
ATMEGA169PV-8AU
Specifications of ATMEGA169PV-8AU
Available stocks
Related parts for ATMEGA169PV-8AU
ATMEGA169PV-8AU Summary of contents
Page 1
... I/O and Packages – 54 Programmable I/O Lines – 64-lead TQFP, 64-pad QFN/MLF and 64-pad DRQFN • Speed Grade: – ATmega169PV MHz @ 1.8V - 5.5V MHz @ 2.7V - 5.5V – ATmega169P MHz @ 2.7V - 5.5V MHz @ 4.5V - 5.5V • Temperature range: – -40°C to 85°C Industrial • ...
Page 2
Pin Configurations 1.1 Pinout - TQFP/QFN/MLF Figure 1-1. 64A (TQFP)and 64M1 (QFN/MLF) Pinout ATmega169P LCDCAP 1 (RXD/PCINT0) PE0 2 (TXD/PCINT1) PE1 3 (XCK/AIN0/PCINT2) PE2 4 (AIN1/PCINT3) PE3 5 (USCK/SCL/PCINT4) PE4 6 (DI/SDA/PCINT5) PE5 7 (DO/PCINT6) PE6 8 (CLKO/PCINT7) PE7 ...
Page 3
Pinout - DRQFN Figure 1-2. 64MC (DRQFN) Pinout ATmega169P Top view Table 1-1. DRQFN-64 Pinout ATmega169P. A1 PE0 A9 B1 VLCDCAP B8 A2 PE1 ...
Page 4
Overview The ATmega169P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By execut- ing powerful instructions in a single clock cycle, the ATmega169P achieves throughputs approaching 1 MIPS per MHz allowing the system designer ...
Page 5
... Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega169P is a powerful microcontroller that provides a highly flex- ible and cost effective solution to many embedded control applications. ...
Page 6
Pin Descriptions 2.2.1 VCC Digital supply voltage. 2.2.2 GND Ground. 2.2.3 Port A (PA7:PA0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics ...
Page 7
Port E (PE7:PE0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E ...
Page 8
AREF This is the analog reference pin for the A/D Converter. 2.2.15 LCDCAP An external capacitor (typical > 470 nF) must be connected to the LCDCAP pin as shown in ure 23-2 on page capacitance reduces ripple on V ...
Page 9
... Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: 4. Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. ...
Page 10
Register Summary Address Name Bit 7 (0xFF) Reserved – (0xFE) LCDDR18 – (0xFD) LCDDR17 SEG323 (0xFC) LCDDR16 SEG315 (0xFB) LCDDR15 SEG307 (0xFA) Reserved – (0xF9) LCDDR13 – (0xF8) LCDDR12 SEG223 (0xF7) LCDDR11 SEG215 (0xF6) LCDDR10 SEG207 (0xF5) Reserved – ...
Page 11
Address Name Bit 7 (0xBF) Reserved – (0xBE) Reserved – (0xBD) Reserved – (0xBC) Reserved – (0xBB) Reserved – (0xBA) USIDR (0xB9) USISR USISIF (0xB8) USICR USISIE (0xB7) Reserved – (0xB6) ASSR – (0xB5) Reserved – (0xB4) Reserved – (0xB3) ...
Page 12
Address Name Bit 7 (0x7D) Reserved – (0x7C) ADMUX REFS1 (0x7B) ADCSRB – (0x7A) ADCSRA ADEN (0x79) ADCH (0x78) ADCL (0x77) Reserved – (0x76) Reserved – (0x75) Reserved – (0x74) Reserved – (0x73) Reserved – (0x72) Reserved – (0x71) Reserved ...
Page 13
Address Name Bit 7 0x1B (0x3B) Reserved – 0x1A (0x3A) Reserved – 0x19 (0x39) Reserved – 0x18 (0x38) Reserved – 0x17 (0x37) TIFR2 – 0x16 (0x36) TIFR1 – 0x15 (0x35) TIFR0 – 0x14 (0x34) PORTG – 0x13 (0x33) DDRG – ...
Page 14
Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...
Page 15
Mnemonics Operands BRVC k Branch if Overflow Flag is Cleared BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register CBI P,b Clear Bit in I/O Register ...
Page 16
Mnemonics Operands PUSH Rr Push Register on Stack POP Rd Pop Register from Stack MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 8018PS–AVR–08/10 Description STACK ← ← STACK (see specific descr. for Sleep ...
Page 17
... Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF) 64M1 64MC 64-lead (2-row Staggered), 7 × 7 × 1.0 mm body, 4.0 × 4.0 mm Exposed Pad, Quad Flat No-Lead Package (QFN) 8018PS–AVR–08/10 Ordering Code Package ATmega169PV-8AU 64A ATmega169PV-8MU 64M1 ATmega169PV-8MCH 64MC ATmega169P-16AU ...
Page 18
Packaging Information 8.1 64A PIN 0°~7° L Notes: 1.This package conforms to JEDEC reference MS-026, Variation AEB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 ...
Page 19
D Marked Pin TOP VIEW BOTTOM VIEW Note: 1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD. 2. Dimension and tolerance conform to ASMEY14.5M-1994. 2325 Orchard Parkway San Jose, CA ...
Page 20
... Pin TOP VIEW eT/2 A26 B23 A25 B22 D2 B16 A18 B15 A17 L E2 BOTTOM VIEW 1. The terminal # Laser-marked Feature. Note: Package Drawing Contact: packagedrawings@atmel.com 8018PS–AVR–08/ A34 B30 A1 B1 0.40 b R0. (0.18) REF B8 A9 (0.1) REF K TITLE 64MC, 64QFN (2-Row Staggered ...
Page 21
Errata 9.1 ATmega169P Rev known errata. 9.2 ATmega169P Rev Not sampled. 8018PS–AVR–08/10 ATmega169P 21 ...
Page 22
... Datasheet layout and technical terminology updated Changed datasheet status to “Mature” Added Capacitance for Low-frequency Crystal Oscillator, Updated ”Ordering Information” on page Updated the last page with new Atmel’s addresses. Updated package information in ”Features” on page Added ”Pinout - DRQFN” on page • ...
Page 23
Rev. J 08/ 10.8 Rev. I 11/ 10.9 Rev. H 09/ 10.10 Rev. G 08/06 1. 10.11 Rev. F 08/ 10.12 Rev. E ...
Page 24
Rev. D 07/ 10.14 Rev. C 06/ 10.15 Rev. B 04/06 1. 10.16 Rev. A 03/06 1. 8018PS–AVR–08/10 Updated ”Register Description for I/O-Ports” on page Updated ...
Page 25
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...