PIC16LF872-I/SP Microchip Technology, PIC16LF872-I/SP Datasheet - Page 82
![IC MCU FLASH 2KX14 EE A/D 28DIP](/photos/6/59/65908/150-28-dip_sml.jpg)
PIC16LF872-I/SP
Manufacturer Part Number
PIC16LF872-I/SP
Description
IC MCU FLASH 2KX14 EE A/D 28DIP
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets
1.PIC16C770-ISO.pdf
(8 pages)
2.PIC16F872-ISO.pdf
(168 pages)
3.PIC16F872-ISO.pdf
(5 pages)
4.PIC16F872-ISO.pdf
(6 pages)
5.PIC16LF872-ISP.pdf
(168 pages)
Specifications of PIC16LF872-I/SP
Core Size
8-Bit
Program Memory Size
3.5KB (2K x 14)
Oscillator Type
External
Core Processor
PIC
Speed
20MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
22
Program Memory Type
FLASH
Eeprom Size
64 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 5x10b
Operating Temperature
-40°C ~ 85°C
Package / Case
28-DIP (0.300", 7.62mm)
Controller Family/series
PIC16LF
No. Of I/o's
22
Eeprom Memory Size
64Byte
Ram Memory Size
128Byte
Cpu Speed
20MHz
No.
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16LF872-I/SP
Manufacturer:
MICROCLOCK
Quantity:
20 000
PIC16F872
REGISTER 10-2:
DS30221B-page 80
bit 7
bit 6-4
bit 3-0
ADCON1 REGISTER (ADDRESS: 9Fh)
A = Analog input
D = Digital I/O
bit 7
ADFM: A/D Result Format Select bit
1 = Right justified. Six Most Significant bits of ADRESH are read as ‘0’.
0 = Left justified. Six Least Significant bits of ADRESL are read as ‘0’.
Unimplemented: Read as '0'
PCFG3:PCFG0: A/D Port Configuration Control bits:
Legend:
R = Readable bit
- n = Value at POR
ADFM
PCFG3:
PCFG0
Note 1: This column indicates the number of analog channels available as A/D inputs and
0000
0001
0010
0011
0100
0101
011x
1000
1001
1010
1011
1100
1101
1110
1111
U-0
the number of analog channels used as voltage reference inputs.
AN4
RA5
U-0
—
A
A
A
A
D
D
D
A
A
A
A
A
D
D
D
V
V
V
V
V
V
V
V
V
AN3
RA3
R/W-0
REF
REF
REF
REF
REF
REF
REF
REF
REF
A
A
A
D
A
D
—
W = Writable bit
’1’ = Bit is set
+
+
+
+
+
+
+
+
+
V
V
V
V
V
AN2
RA2
REF
REF
REF
REF
REF
D
D
D
D
A
A
A
A
A
A
U-0
—
-
-
-
-
-
AN1
RA1
A
A
A
A
A
A
D
A
A
A
A
A
A
D
D
PCFG3
R/W-0
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
AN0
RA0
D
A
A
A
A
A
A
A
A
A
A
A
A
A
A
PCFG2
R/W-0
V
RA3
RA3
RA3
RA3
RA3
RA3
RA3
RA3
RA3
V
V
V
V
V
V
REF
2002 Microchip Technology Inc.
DD
DD
DD
DD
DD
DD
+
x = Bit is unknown
PCFG1
R/W-0
V
RA2
RA2
RA2
RA2
RA2
V
V
V
V
V
V
V
V
V
V
REF
SS
SS
SS
SS
SS
SS
SS
SS
SS
SS
-
PCFG0
Refs
C
R/W-0
8/0
7/1
5/0
4/1
3/0
2/1
0/0
6/2
6/0
5/1
4/2
3/2
2/2
1/0
1/2
HAN
(1)
bit 0
/