EVAL-AD7714-3EBZ Analog Devices Inc, EVAL-AD7714-3EBZ Datasheet - Page 2

no-image

EVAL-AD7714-3EBZ

Manufacturer Part Number
EVAL-AD7714-3EBZ
Description
BOARD EVALUATION FOR AD7714
Manufacturer
Analog Devices Inc
Datasheets

Specifications of EVAL-AD7714-3EBZ

Number Of Adc's
1
Number Of Bits
24
Sampling Rate (per Second)
1k
Data Interface
Serial
Inputs Per Adc
3 Differential
Input Range
0 ~ 3.3 V
Power (typ) @ Conditions
3.65mW @ 3.3 V
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
AD7714-3
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
EVAL-AD7714-3EB
Link Options
There are a number of link options on the evaluation board which should be set for the required operating setup before using the
board. The functions of these link options are described in detail below.
Link No.
LK1
LK2
LK3
LK4
LK5
LK6
LK7
LK8-LK13
This option selects the master clock option for the AD7714. The master clock source comes from the on-board
crystal or from an external clock source via SKT6. This is a double link and both links must be moved together for
correct operation.
With both links in position A, the external clock option is selected and an externally applied clock to SKT 6 is routed
the MCLK IN pin of the AD7714.
With both links in position B, the on-board crystal is selected and provides the master clock for the AD7714.
This link option is used to determine whether the AD7714 is in its normal operating mode or its STANDBY (power
down) mode.
With this link in position A, the STANDBY input is connected to a logic high thus configuring the part for normal
operation.
With this link in position B, the STANDBY pin is connected to a logic low and the AD7714 is placed in its power
down mode where its power dissipation is typically 15 W.
This link option is used to control the buffer option input on the AD7714 (i.e. determine the voltage on the AD7714
BUFFER pin).
With this link in position A, a logic high is connected to this input. This connects the on-chip buffer in series with the
analog input which allows the inputs to handle higher source impedance.
With this link in position B, a logic low is connected to the buffer option select input. With this input low, the on-chip
buffer on the analog input is shorted out.
This link controls the polarity of the serial clock.
With this link in position A, the POL pin is connected to a logic high. With this input high, the first transition of the
serial clock in a data transfer operation is from a high to a low.
With this link in position B, the POL input is connected to a logic low and the first transition of the serial clock in a
data transfer operation is from a low to a high.
This link option is used to select the reference source for the AD7714's REF IN(-) input.
With this link in position A, the REF IN(-) pin of the AD7714 is connected directly to AGND.
With this link in position B, the REF IN(-) pin of the AD7714 is connected to SKT10. An external voltage connected
to SKT10 can now be used for REF IN(-).
This link option is used to select the reference source for the AD7714's REF IN(+) input.
With this link in position A, the REF IN (+) pin of the AD7714 is connected directly to the output of the on-board
reference, the AD589.
With this link in position B, the REF IN(+) pin of the AD7714 is connected to SKT9. An external voltage connected
to SKT 9 can now be used for REF IN(+).
This link option is not used on the board.
These links are in series with the AIN 1 through AIN 6 analog inputs respectively.
With these links in place, the analog input on the relevant SKT input is connected directly to the respective AIN
input on the part. For example, with LK8 in place, the analog signal applied to SKT7 is connected directly to AIN6
of the AD7714.
These links may be removed so that the input signals at the AIN SKTs can be connected to the component grid for
signal conditioning before being applied to the analog inputs of the AD7714.
Function
–2–
REV. A

Related parts for EVAL-AD7714-3EBZ