CY62128VLL-70SC Cypress Semiconductor Corp, CY62128VLL-70SC Datasheet
CY62128VLL-70SC
Specifications of CY62128VLL-70SC
Available stocks
Related parts for CY62128VLL-70SC
CY62128VLL-70SC Summary of contents
Page 1
... Cypress Semiconductor Corporation LOW Output Enable (OE) and three-state drivers. These de- vices have an automatic power-down feature, reducing the power consumption by over 99% when deselected. The CY62128V family is available in the standard 450-mil-wide SOIC, 32-lead TSOP-I, and STSOP packages. Writing to the device is accomplished by taking Chip Enable ...
Page 2
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied ............................................. –55°C to +125°C Supply Voltage to Ground Potential (Pin 28 to Pin ...
Page 3
Electrical Characteristics Over the Operating Range (continued) Parameter Description I Automatic CE SB2 Power-Down Current— CMOS Inputs Electrical Characteristics Over the Operating Range Parameter Description V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage IH ...
Page 4
AC Test Loads and Waveforms OUTPUT INCLUDING JIG AND 62128V–5 SCOPE Equivalent to: THÉ VENIN EQUIVALENT R TH OUTPUT Parameters 3.3V R1 1213 R2 1378 R 645 TH V 1.75V TH Data Retention Characteristics ...
Page 5
... HZWE L 8. The internal write time of the memory is defined by the overlap of CE write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. 9. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t (for “ ...
Page 6
Switching Waveforms [10, 11] Read Cycle No. 1 ADDRESS DATA OUT PREVIOUS DATA VALID [11, 12] Read Cycle No. 2 (OE Controlled) ADDRESS ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE t V ...
Page 7
Switching Waveforms (continued) Write Cycle No. 2 (WE Controlled, OE HIGH During Write) ADDRESS DATA I/O NOTE 15 t HZOE Truth Table ...
Page 8
... Ordering Information Speed (ns) Ordering Code 55 CY62128VLL-55ZAI 70 CY62128VL-70SC CY62128VLL-70SC CY62128VL-70ZC CY62128VLL-70ZC CY62128VL-70ZAC CY62128VLL-70ZAC CY62128VLL-70ZRC CY62128VLL-70SI CY62128VL-70ZI CY62128VLL-70ZI CY62128VL-70ZAI CY62128VLL-70ZAI CY62128VLL-70ZRI 200 CY62128V18L-200ZC CY62128V18L-200ZAI CY62128V18LL-200ZAI Document #: 38-00547-*C Package Name Package Type ZA32 32-Lead STSOP Type 1 S34 32-Lead 450-Mil SOIC Z32 32-Lead TSOP Type 1 ...
Page 9
Package Diagrams 32-Lead (450 MIL) Molded SOIC S34 9 CY62128V Family 51-85081-A ...
Page 10
Package Diagrams 32-Lead Thin Small Outline Package Z32 10 CY62128V Family 51-85056-C ...
Page 11
Package Diagrams 32-Lead Shrunk Thin Small Outline Package ZA32 CY62128V Family 11 51-85094-C ...
Page 12
... Reverse Thin Small Outline Package ZR32 © Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user ...