M95320-DRMC6TG STMicroelectronics, M95320-DRMC6TG Datasheet - Page 17

no-image

M95320-DRMC6TG

Manufacturer Part Number
M95320-DRMC6TG
Description
EEPROM 32Kb SPI bus EEPROM 20 MHz 4kB
Manufacturer
STMicroelectronics
Datasheet

Specifications of M95320-DRMC6TG

Rohs
yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M95320-DRMC6TG
Manufacturer:
ST
0
M95320-W M95320-R M95320-DF
6.1
Write Enable (WREN)
The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction.
The only way to do this is to send a Write Enable instruction to the device.
As shown in
and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then
enters a wait state. It waits for the device to be deselected, by Chip Select (S) being driven
high.
Figure 7.
Figure
Write Enable (WREN) sequence
S
C
D
Q
7, to send this instruction to the device, Chip Select (S) is driven low,
Doc ID 5711 Rev 15
High Impedance
0
1
2
Instruction
3
4
5
6
7
AI02281E
Instructions
17/46

Related parts for M95320-DRMC6TG