MAX1068ACEG+T Maxim Integrated, MAX1068ACEG+T Datasheet - Page 17

• Manufacturer Part Number: MAX1068ACEG+T
• Description: Analog to Digital Converters - ADC MultiCh 14-Bit 200ksps
• Manufacturer: Maxim Integrated

Specifications of MAX1068ACEG+T

• Rohs: yes
• Number Of Channels: 8
• Architecture: SAR
• Conversion Rate: 200 KSPs
• Resolution: 14 bit
• Input Type: Single-Ended
• Snr: 84 dB
• Interface Type: QSPI, Serial (SPI, Microwire)
• Operating Supply Voltage: 2.7 V to 5.25 V, 4.75 V to 5.25 V
• Maximum Operating Temperature: + 70 C
• Package / Case: QSOP-24
• Maximum Power Dissipation: 762 mW
• Minimum Operating Temperature: 0 C
• Number Of Converters: 1
• Voltage Reference: 4.096 V

Figure 10. SPI External Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing
minimum high and low times are at least 93ns. External
clock-mode conversions with SCLK rates less than
125kHz can reduce accuracy due to leakage of the sam-
pling capacitor. DOUT changes from high-Z to logic low
after CS is brought low. Input data latches on the rising
edge of SCLK. The first SCLK rising edge begins loading
data into the command/configuration/control register from
DIN. The devices select the proper channel for conver-
sion on the rising edge of the 3rd SCLK cycle. Acquisition
begins immediately thereafter and ends on the falling
edge of the 6th clock cycle. The MAX1067/MAX1068
sample the input and begin conversion on the falling
edge of the 6th clock cycle. Setup and configuration of
the MAX1067/MAX1068 complete on the rising edge of
the 8th clock cycle. The conversion result is available
(MSB first) at DOUT on the falling edge of the 8th SCLK
cycle. To read the entire conversion result, 16 SCLK
cycles are needed. Extra clock pulses, occurring after the
conversion result has been clocked out and prior to the
rising edge of CS, cause zeros to be clocked out of
DOUT. The MAX1067/MAX1068 external clock 8-bit-wide
data-transfer mode requires 24 SCLK cycles for comple-
tion (Figure 10).
Force CS high after the conversion result is read. For
maximum throughput, force CS low again to initiate the
next conversion immediately after the specified mini-
mum time (t
conversion immediately aborts the conversion and
places the MAX1067/MAX1068 in shutdown.
Multichannel, 14-Bit, 200ksps Analog-to-Digital
DSPR*
DSEL*
STATE
DOUT
SCLK
ADC
DIN
CS
*MAX1068 ONLY
MSB
CSW
1
). Forcing CS high in the middle of a
______________________________________________________________________________________
t
ACQ
LSB
0
8
MSB
Force DSPR high and DSEL high for SPI/QSPI/
MICROWIRE-interface mode. Logic high at DSEL allows
the MAX1068 to transfer data in 16-bit-wide words. The
acquisition time is extended an extra eight SCLK cycles
in the 16-bit-wide data-transfer mode. The falling edge
of CS wakes the analog circuitry and allows SCLK to
clock in data. Ensure the duty cycle on SCLK is
between 45% and 55% when operating at 4.8MHz (the
maximum clock frequency). For lower clock frequen-
cies, ensure that the minimum high and low times are at
least 93ns. External-clock-mode conversions with SCLK
rates less than 125kHz can reduce accuracy due to
leakage of the sampling capacitor. DOUT changes from
high-Z to logic low after CS is brought low. Input data
latches on the rising edge of SCLK. The first SCLK rising
edge begins loading data into the command/configura-
tion/control register from DIN. The devices select the
proper channel for conversion and begin acquisition on
the rising edge of the 3rd SCLK cycle. Setup and con-
figuration of the MAX1068 completes on the rising edge
of the 8th clock cycle. Acquisition ends on the falling
edge of the 14th SCLK cycle. The MAX1068 samples
the input and begins conversion on the falling edge of
the 14th clock cycle. The conversion result is available
(MSB first) at DOUT on the falling edge of the 16th
SCLK cycle. To read the entire conversion result, 16
SCLK cycles are needed. Extra clock pulses, occurring
after the conversion result has been clocked out and
t
CONV
External Clock 16-Bit-Wide Data-Transfer Mode
16
Converters
LSB
S1
(MAX1068 Only)
S0
24
IDLE
17