QL2007 ETC1 [List of Unclassifed Manufacturers], QL2007 Datasheet - Page 9

no-image

QL2007

Manufacturer Part Number
QL2007
Description
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
QL2007-0PF144C
Manufacturer:
SANYO
Quantity:
4 000
Part Number:
QL2007-0PF144C
Manufacturer:
ALTERA
0
Part Number:
QL2007-1PF144C
Manufacturer:
QUICKLOGIC
Quantity:
672
Part Number:
QL2007-1PQ208C
Manufacturer:
QUICKLOGIC
Quantity:
1 045
Part Number:
QL2007-2PF144C
Manufacturer:
QUICKLOGIC
Quantity:
885
Part Number:
QL2007-OPF144C
Manufacturer:
QUICKLOGIC
Quantity:
648
Part Number:
QL2007-XPQ208C
Manufacturer:
QUICKLOG
Quantity:
20 000
AC CHARACTERISTICS at VCC = 5V, TA = 25 C (K = 1.00)
Propagation delays depend on routing, fanout, load capacitance, supply voltage, junction temperature,
and process variation. The AC Characteristics are a design guide to provide initial timing estimates at
nominal conditions. Worst case estimates are obtained when nominal propagation delays are multiplied
by the appropriate Delay Factor, K, as specified in the Delay Factor table (Operating Range). The
QuickChip/QuickTools/QuickWorks software incorporates data sheet AC Characteristics into the
design database for precise path analysis or simulation results following place and route.
Logic Cells
Input-Only Cells
Notes:
[8]
[9]
tPD
tSU
tH
tCLK
tCWHI
tCWLO
tSET
tRESET
tSW
tRW
Symbol
tIN
tINI
tISU
tIH
tlCLK
tlRST
tlESU
tlEH
QL2007
Symbol
Stated timing for worst case Propagation Delay over process variation at VCC=5.0V and TA=25 C.
These limits are derived from a representative selection of the slowest paths through the pASIC 2 logic
Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as
specified in the Operating Range.
cell including typical net delays. Worst case delay values for specific paths should be determined from
timing analysis of your particular design.
High Drive Input Delay
High Drive Input, Inverting Delay
Input Register Set-Up Time
Input Register Hold Time
Input Register Clock To Q
Input Register Reset Delay
Input Register clock Enable Set-Up Time
Input Register Clock Enable Hold Time
Combinatorial Delay [9]
Setup Time [9]
Hold Time
Clock to Q Delay
Clock High Time
Clock Low Time
Set Delay
Reset Delay
Set Width
Reset Width
Parameter
Parameter
3-33
1.4
1.8
0.0
0.8
2.0
2.0
1.4
1.2
1.9
1.8
1
2.5
2.6
4.8
0.0
0.9
0.8
4.1
0.0
1
Propagation Delays (ns)
1.7
1.8
0.0
1.1
2.0
2.0
1.7
1.5
1.9
1.8
2
2.6
2.7
4.8
0.0
1.0
0.9
4.1
0.0
2
Propagation Delays (ns)
Fanout [8]
2.6
2.7
4.8
0.0
1.0
0.9
4.1
0.0
3
2.0
1.8
0.0
1.4
2.0
2.0
2.0
1.8
1.9
1.8
Fanout [8]
3
2.7
2.8
4.8
1.1
1.0
4.1
0.0
0.0
4
3.5
3.6
4.8
0.0
1.9
1.8
4.1
0.0
2.3
1.8
0.0
1.7
2.0
2.0
2.3
2.1
1.9
1.8
8
4
4.6
4.7
4.8
0.0
3.0
2.9
4.1
0.0
12
3.5
1.8
0.0
2.9
2.0
2.0
3.5
3.3
1.9
1.8
8
5.8
5.9
4.8
0.0
4.2
4.1
4.1
0.0
24
3

Related parts for QL2007