LC8904 Sanyo, LC8904 Datasheet - Page 14

• Manufacturer Part Number: LC8904
• Description: Digital Audio Interface Receiver
• Manufacturer: Sanyo

• Output
V flag output selection (DI9)
Source selection (DI10)
Audio data output format setting (DI11, DI12, DI13)
DI4 to DI13 are set to an initial value of low, immediately after the XMODE pin goes from low to high. Since DI0
to DI3 and DI14 to DI15 are unused they can be set to either low or high.
C bits
— This product only supports 32 bits, since it is designed for mode 0 consumer applications.
— In readout when CCB/SUB is low, after the output address is loaded into SWDT, the flag (fixed at the high
— In readout when CCB/SUB is high, after the output address is loaded into DI, the 32 bits of data are output
— Since the C bits are not checked for errors, processing is performed after the PLL lock state is detected.
— If a lock error occurs during readout (ERROR = high), the shift register will be reset and all data will become 0
— An interval of at least 6 ms or longer must be provided between readout operations.
Subcode Q
— The LC8904Q provides the following two functions for subcode readout:
— The subcode Q data, which is reproduced at 1 bit per frame, is input to an 80-bit register and a CRC checking
— In readout when CCB/SUB is low, after the output address has been loaded into SWDT, the CRC flags are
— Readout when CCB/SUB is high is identical to that described in item 3. (See the timing charts for details.)
— The data output from SRDT (DO) has the same order on a per-byte basis, but the bit order within each byte is
— If a lock error occurs between the fall of DQSY and the fall of XLAT, the CRC flags will go low. However, if
level) is output on the fall of XLAT, and then 32 bits of data is output according to SCLK.
from DO according to CL while CE is high.
Therefore, data must be read out only after the ERROR pin goes low.
(low). However, while the ERROR pin will also go high on a parity error, this error processing will not be
performed.
1. CD subcode interface (CP-2401) is possible
2. Output of subcode Q data with CRC flags included, which corresponds to the CD and MD formats
The microprocessor interface uses the readout function of item 2.
circuit. After the 96 bits of data have been input, it is loaded into a shift register on the falling edge of
LD/DQSY. The data must be read out after this load operation.
output on the falling edge of XLAT. If the CRC flags indicate that the check was OK, a high level is output.
Next, 80 bits of data is output from SRDT according to SCLK. Note that the subcode Q data is updated on
every falling edge of the DQSY signal.
LSB first.
a lock error after the fall of XLAT, the CRC flags will not go low, since correct data will be output.
DOUT/V pin
DATAOUT
Mode
DI10
DI11
DI12
DI13
DI9
Rear packed
Data selected by DI7 and DI8
MSB first
16 bits
L
L
L
Digital source
L
L
Front packed
MSB first
16 bits
H
L
L
LC8904Q
Rear packed
MSB first
20 bits
H
L
L
Analog source
V flag
H
H
Rear packed
LSB first
20 bits
H
H
L
Front packed
MSB first
20 bits
H
H
L
Front packed
LSB first
No. 5014-14/20
20 bits
H
H
H