C501G-1E SIEMENS [Siemens Semiconductor Group], C501G-1E Datasheet - Page 36

no-image

C501G-1E

Manufacturer Part Number
C501G-1E
Description
8-Bit Single-Chip Microcontroller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet
Figure 6-1 shows a functional diagram of a typical bit latch and I/O buffer, which is the core of each
of the 4 I/O-ports. The bit latch (one bit in the port’s SFR) is represented as a type-D flip-flop, which
will clock in a value from the internal bus in response to a “write-to-latch” signal from the CPU. The
Q output of the flip-flop is placed on the internal bus in response to a “read-latch” signal from the
CPU. The level of the port pin itself is placed on the internal bus in response to a “read-pin” signal
from the CPU. Some instructions that read from a port (i.e. from the corresponding port SFR P0 to
P3) activate the “read-latch” signal, while others activate the “read-pin” signal.
Figure 6-4
Basic Structure of a Port Circuitry
Semiconductor Group
Int. Bus
Read
Latch
Latch
Read
Write
to
Pin
D
CLK
Port
Latch
6-2
Q
Q
On-Chip Peripheral Components
Port
Driver
Circuit
MCS01822
Port
Pin
C501

Related parts for C501G-1E