RF3000PCBA RFMD [RF Micro Devices], RF3000PCBA Datasheet
RF3000PCBA
Related parts for RF3000PCBA
RF3000PCBA Summary of contents
Page 1
Typical Applications • IEEE802.11b Wireless LAN Systems • ISM Band Systems • Direct Sequence Systems Product Description The RF3000 is a monolithic CMOS baseband processor suitable for use in 11Mbps IEEE802.11b wireless LAN systems, and contains all ...
Page 2
RF3000 Absolute Maximum Ratings Parameter Supply Voltage Input, Output or I/O Voltage Ground-0.5 to VCC+0.5 Voltage VDDD Output Max. Storage Temperature Max. Junction Temperature Operating Ambient Temperature Parameter Min. DC Electrical Power Supply Voltage TBD V REF Input Voltage -0.2 ...
Page 3
Parameter Min. I/Q ADC Full Scale Input Voltage Input Bandwidth Input Capacitance Input Impedance I/Q DAC Full Scale Output Voltage Sample Rate Resolution DNL INL TX VGC DAC Maximum Gain Output Voltage Minimum Gain Output Voltage Resolution DNL INL RX ...
Page 4
RF3000 For more information on Figure 1, see parameter table (on previous pages). CSb CCLK CDIN CDOUT Figure 1. SPI Timing Transition Detail ss TXPE TXRDY ss DATACLK ss TXDATA ss Figure 2. Transmit Port Detail Timing ss RXPE RXRDY ...
Page 5
G D ENERAL ESCRIPTION Figure 4. 2.4GHz IEEE802.11b Chipset Diagram Figure 5. RF3000 Block Diagram SPI C P ONTROL ORT SPI Mode Description SPI Mode Pin Definitions Table SPI Method of Operation Write Read SPI Operation Summary Write Read SPI ...
Page 6
RF3000 Pin Function Description 1 TXPE Input from the external network processor. The rising edge places the transmitter into an active state. The falling edge indicates the end of transmission. 2 RXPE When active ...
Page 7
RFMD 2.4 GHz WLAN System Block Diagram RX TX +45° ÷2 -45° PA Driver Fc = 2442 MHz RF IF VCO VCO IF RF Figure 4. 2.4GHz IEEE802.11b Chipset Diagram Figure 4 shows the complete 2.4GHz chipset, and where the ...
Page 8
RF3000 Figure 5. RF3000 Block Diagram 11-328 RXVGC RX VGC Rx DAC CCA VGC ANT Select 802.11 I-IN Preamble/ I Input ADC Header Data Converter VREF Reference Q-IN Q Input ADC Control TXVGC TX VGC DAC Port Mode Control I-OUT ...
Page 9
The control port is used by the Media Access Controller (MAC) to set up and modify the multiple operation modes of the RF3000. The port is set to SPI mode, with the RF3000 acting as Slave. Note that if no ...
Page 10
RF3000 SPI Operation Summary To Write: 9. Bring CS low. 10.Chip Address (7-bits) - This should match the RF3000 chip address of 0100000 11.Read/Write-bit = '0' 12.Auto-Increment-bit - Value of '1' enables auto-increment 13.Memory Address Pointer (MAP) (7-bits) - This ...
Page 11
RF3000 Method of Operation The transmitter power enable (TX PE) input enables the transmitter process. (Note: Transmit has priority over receive.) When high, the LNA GS signal will be driven low. The TX RDY output indicates the ...
Page 12
RF3000 The RF3000 signals that it is nearing the end of the preamble and header transmission by driving TX RDY high. This sig- nals the user that transmission data clocks are coming. When the RF3000 is ready to transmit data ...
Page 13
IEEE802.11b Receive Mode The RF3000 receiver has an interface similar to the transmit port, and provides link support data through the control port. The user drives RX PE High to enable the receiver circuitry. The RF3000 then begins to watch ...
Page 14
RF3000 The RF3000 begins the algorithm by setting the RXVGC and LNAGS pins to a predetermined maximum gain condition. Upon detection of A/D saturation, the RF3000 will decrease the system gain (via the RXVGC pin predetermined “mid-point”. This ...
Page 15
Another optional mode has been added to the AGC algorithm. This mode adds a delay into the algorithm after the LNA gain select is changed to allow enough time for the radio to settle properly. The delay eliminates the possibility ...
Page 16
RF3000 High Gain Calibration Procedure Calibration of an IEEE802.11b radio can be accomplished by sending a repetitive pattern to the radio at a known input power, and adjusting the register settings until all packets are correctly received without errors or ...
Page 17
IEEE802.11b DSSS Receive Summary 1. Drive RXPE High. 2. RF3000 looks for incoming valid Barker Code. 3. RF3000 sets ACQ bit in Register 0x01. 4. When the Start Frame Delimiter is identified, the RF3000 sets the SFD bit in Register ...
Page 18
RF3000 The following sections describe each of the blocks, as indicated in the block diagram, that comprise the RF3000. Modulator PSK Modes The RF3000 uses a proprietary architecture that allows the modulation of PSK signals by simply reprogramming the part ...
Page 19
Diversity Switching and detection at beginning of Receive. Equalizer Proprietary architecture, active only in 5.5Mbps and 11Mbps CCK modes. For multipath cancellation, the RF3000 defines the path with the largest magnitude as the main path and all others as secondary ...
Page 20
RF3000 Control Port Register Definitions for RF3000 Register 0x00 - Reserved This register is reserved. Register 0x01 - Modem Control and RX Status Mode 3 Mode 2 Mode Read Only This register is used ...
Page 21
Register 0x02 - CCA Control CCA1 CCA0 RSSI_t5 CCA1, CCA0 - 802.11 CCA Mode: CCA1 CCA0 CCA Mode 0 0 RSSI Threshold Sensitive 0 1 Acquisition Sensitive 1 X Both RSSI_t - 6-bit RSSI threshold value for CCA. Register 0x03 ...
Page 22
RF3000 Register 0x06 - RX Length Field LSB’s (Read only) RX_LN7 RX_LN6 RX_LN5 The lower byte of the length field received. Register 0x07 - RX Service Field (Read only) RX_SER7 RX_SER6 RX_SER5 This register is used per IEEE802.11b specification. RX_SER7 ...
Page 23
Register 0x14 - Low Gain Calibration Reserved Reserved Low_Gain5 Bit 5 .. Bit 0:Low Gain Calibration, Range -32 to +16 Register 0x15 - High Gain Calibration Bit 7 Bit 6 Bit 5 Channel 14 Filter DSSS PAD High_Gain5 Bit 7: ...
Page 24
RF3000 11-344 Pin Out TXPE 1 RXPE 2 MCLK 3 TXRDY 4 RXRDY 5 VDDD 6 GNDD 7 CCA 8 LNAGS 9 TXDATA 10 DATACLK 11 RXDATA 12 CSb 13 CCLK 14 28 VREF 27 RESET 26 ANTSEL 25 TXVGC ...
Page 25
Evaluation Board Schematic (Download Bill of Materials from www.rfmd.com.) J1 MCLK MCLK TXPE GNDD RXPE MCLK J2 Q OUT TXRDY Q OUT E22 E10 RXRDY VDDD GNDA C3 0.47 µF GNDD J3 I OUT CCA I OUT E23 LNA CNTL ...
Page 26
RF3000 11-346 Evaluation Board Layout Board Size 2.12” x 3.57” Board Thickness 0.062”, Board Material FR-4 Rev A4 031216 ...
Page 27
Rev A4 031216 RF3000 11-347 ...
Page 28
RF3000 11-348 Rev A4 031216 ...