lc898093 Sanyo Semiconductor Corporation, lc898093 Datasheet

no-image

lc898093

Manufacturer Part Number
lc898093
Description
40 ? Playback/12 ? Write Cd-r/rw Encoder/decoder Ic With Built-in Atapi Interface
Manufacturer
Sanyo Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lc898093KLK
Manufacturer:
SONY/索尼
Quantity:
20 000
Part Number:
lc898093KW-TH21
Manufacturer:
SANYO
Quantity:
28
Ordering number : ENN*6495
Preliminary
Functions
• CD-ROM decoder/encoder functions
• CD decoder/encoder functions
• Pit and wobble CLV servo
• CAV audio functions
• ATAPI interface (include the register block)
• Subcode encoder/decoder functions
• ATIP demodulator/ATIP decoder
• Write strategy function (CD-R/RW)
Features
• ECC and EDC correction/addition (decoding/encoding)
• ECC error correction/addition (decoding/encoding) for
• Servo control implemented in a digital servo system
• CLV servo control using ATIP data (encoding)
• ATIP decoding function and CRC check function
• CIRC code generation and addition and EFM
• CAV audio functions
• Provides high-precision CD-R/RW write strategy signal
• Built-in ATAPI interface (with Ultra DMA 33 support)
• Supports 40 decoding and 12 encoding.
• Transfer rates: Up to 16.6 MB/s (when 32 IORDY
“BURN-Proof” stands for Proof against Buffer Under RuN
error, not for proof against burning.
“BURN-Proof” is a trademark of SANYO Electric Co., Ltd.
for CD-ROM data.
subcode data
(decoding/encoding)
(decoding/encoding)
modulation (encoding)
output
Clock frequency: 33.8688 MHz
used), up to 33 MB/s when Ultra DMA used. These
values apply when 16-bit 45 ns EDO DRAM is used.
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
Any and all SANYO products described or contained herein do not have specifications that can handle
applications that require extremely high levels of reliability, such as life-support systems, aircraft’s
control systems, or other applications whose failure can be reasonably expected to result in serious
physical and/or material damage. Consult with your SANYO representative nearest you before using
any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other
parameters) listed in products specifications of any and all SANYO products described or contained
herein.
SANYO Electric Co.,Ltd. Semiconductor Company
40 Playback/12 Write CD-R/RW Encoder/Decoder IC
• From 1 to 64 Mbits of buffer RAM can be used. (16-bit
• The user can freely set up the CD main channel, C2 flag,
• Batch transfer function (Function for transferring the CD
• Multi-transfer function (Function for automatically
• CAV audio functions
• Supports Ultra DMA modes 0, 1, and 2.
Package Dimensions
unit: mm
3210-SQFP208
data bus EDO DRAM)
and subcode areas in buffer RAM.
main channel, C2 flag, subcode, and other data in a
single operation)
transferring multiple block to the host in a single
operation)
(1.25)
157
208
with Built-in ATAPI Interface
156
1
(0.5)
30.6
28.0
[LC898093]
0.2
105
52
83100RM (OT) No. 6495-1/14
104
53
LC898093
SANYO: SQFP208
CMOS IC
0.15

Related parts for lc898093

lc898093 Summary of contents

Page 1

... C2 flag, subcode, and other data in a single operation) • Multi-transfer function (Function for automatically transferring multiple block to the host in a single operation) • CAV audio functions • Supports Ultra DMA modes 0, 1, and 2. Package Dimensions unit: mm 3210-SQFP208 [LC898093] 30.6 28.0 156 105 157 104 208 ...

Page 2

... I OZ (14), (15) Pull-up resistance R (10) UP Pull-up resistance R (4), (5) UP Pull-up resistance R (9), (13), (14) UP Pull-up resistance R (15) UP The applicable pin groups are listed on the following page. LC898093 = 0 V Symbol Conditions 5 max Ta 25° max Ta 25° 25° ...

Page 3

... DD0 to DD15 (8) · · · · · · BIDATA, BICLK (14) · · · · · DASP, PDIAG Note: The XTAL0 pin is not specified in the DC characteristics. The pull-up and pull-down resistors on pins (9), (13), (14), and (15) are disabled after a reset. LC898093 No. 6495-3/14 ...

Page 4

... PD1 C3 R6 VCNT1 C4 R1 The analog V and V pins (pins 52, 53, 90, and 91) must be completely isolated from the logic system power supply DD SS and must not be influenced by fluctuations in the logic system power supply. LC898093 Symbol Value (typ 200 C1 0.1 µ C2 0.1 µ ...

Page 5

... Sub-code ECC Address generator CAV-Audio De-scramble & Buffering Address generator ECC & EDC Address generator IDE I/F Block based HISIDE Data output input I/F Address generator Microcontroller RAM access Address generator LC898093 *11 *10 *13 DAC Each Block Bus control signal External Bus *8 Arbiter & Buffer *9 ...

Page 6

... Write strategy signal control input 38 SSP2 O Servo sampling pulse output 39 SSP1 O Servo sampling pulse output 40 RAPC O Laser control sampling pulse output 41 WAPC O Laser control sampling pulse output 42 H11T0 O Running OPC sampling pulse LC898093 Pin type I Input B Bidirectional pin O Output P Power supply Pin function ) ...

Page 7

... Charge pump output Analog system power supply (3 Analog system ground ( TEST1 I Test pin. This pin must be tied RESET I Reset input 90 XTALCK0 I Crystal oscillator circuit input (33.8688 MHz) LC898093 Pin function ) Continued on next page. No. 6495-7/14 ...

Page 8

... VREF I VREF input 132 AD1 I AD input 133 V P Analog system ground (V SS 134 DA0 O DA output 135 DA1 O DA output 136 DA2 O DA output 137 TDO O Tracking output LC898093 Pin function ) Continued on next page. No. 6495-8/14 ...

Page 9

... DMARQ O 175 DD15 B 176 DD0 B 177 DD14 B IDE interface signals 178 DD1 B 179 DD13 B 180 DD2 B 181 V P Digital system ground (V SS 182 DD12 B 183 DD3 B IDE interface signals 184 DD11 B LC898093 Pin function ) Continued on next page. No. 6495-9/14 ...

Page 10

... DMARQ (input) Drive request signal used during DMA transfers. HINTRQ (output) Drive interrupt request signal to the host. IOCS16 (output) Signal asserted by the drive when the drive supports 16-bit transfers. This signal is not asserted during DMA transfers. LC898093 Pin function ) No. 6495-10/14 ...

Page 11

... Buffer RAM write outputs. Connect these to the corresponding pins. If 2-CAS type DRAMs are used, UWE must be connected. (Leave LWE open.) 1. Analog Interface Pins RREC (input) Optical discrimination input. FE (input) Focus error signal input. TE (input) Tracking error signal input. VREF (input) Input for the servo system reference voltage. LC898093 No. 6495-11/14 ...

Page 12

... PCKISTP (input) EFM reproduction PLL phase comparator charge pump bias resistor connection. RPO (output) P/N balance adjustment. OPP (input) P/N balance adjustment. PCK2 (output) EFM reproduction bit clock output. 4. Jitter Discrimination Pins JITIN (input) Jitter discrimination input. JITC (output) Jitter output. LC898093 No. 6495-12/14 ...

Page 13

... Outputs the result of the ATIP decoder CRC check. (For monitoring) <Other Pins> RESET (input) The LC898093 reset input. A low level input resets the LC898093. This pin must be held low for at least 1 µs when power is first applied. TEST4 to TEST0 (input) Test inputs. These pins must be connected to ground. ...

Page 14

... This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components. ...

Related keywords