gvt7164d36 ETC-unknow, gvt7164d36 Datasheet

gvt7164d36

Manufacturer Part Number

gvt7164d36

Description

Synchronous Burst Sram

Manufacturer

ETC-unknow

Datasheet

1.GVT7164D36.pdf (13 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Meier Automation Equipment Co., Limited

Part Number:

gvt7164d36T-3

Manufacturer:

GALVANTECH

Quantity:

20 000

Current page: 1 of 13
Download datasheet (88Kb)

FEATURES

• Fast access times: 3.5, 3.8, and 4.0ns

• Fast clock speed: 166, 150, 133, and 117MHz

• Provide high performance 3-1-1-1 access rate

• Fast OE# access times: 3.5ns and 3.8ns

• Optimal for depth expansion (one cycle chip deselect to

• 3.3V -5% and +10% power supply

• Separate isolated output buffer supply compatible with

• 5V tolerant inputs except I/O’s

• Clamp diodes to VSSQ at all inputs and outputs

• Common data inputs and data outputs

• BYTE WRITE ENABLE and GLOBAL WRITE control

• Three chip enables for depth expansion and address

• Address, data and control registers

• Internally self-timed WRITE CYCLE

• Burst control pins (interleaved or linear burst sequence)

• Automatic power-down for portable applications

• High density, high speed packages

OPTIONS

• Timing

• Packages

Galvantech, Inc. 3080 Oakmead Village Drive, Santa Clara, CA 95051

Tel (408) 566-0688

Rev. 3/98

GALVANTECH

BURST SRAM

PIPELINED OUTPUT

SYNCHRONOUS

eliminate bus contention)

3.3V and 2.5V I/O (VCCQ): 2.375V to 3.6V

pipeline

3.5ns access/6.0ns cycle

3.8ns access/6.7ns cycle

4.0ns access/7.5ns cycle

4.0ns access/8.5ns cycle

100-pin TQFP

Fax (408) 566-0699

MARKING

-3

-4

-5

-6

, INC.

64K X 36 SYNCHRONOUS BURST SRAM

GENERAL DESCRIPTION

employs high-speed, low power CMOS designs using

advanced

technology. Each memory cell consists of four transistors and

two high valued resistors.

cells with advanced synchronous peripheral circuitry and a 2-

bit counter for internal burst operation. All synchronous

inputs are gated by registers controlled by a positive-edge-

triggered clock input (CLK). The synchronous inputs include

all addresses, all data inputs, address-pipelining chip enable

(CE#), depth-expansion chip enables (CE2# and CE2), burst

control inputs (ADSC#, ADSP#, and ADV#), write enables

(BW1#, BW2#, BW3#, BW4#,and BWE#), and global write

(GW#).

and burst mode control (MODE). The data outputs (Q),

enabled by OE#, are also asynchronous.

address status processor (ADSP#) or address status controller

(ADSC#) input pins. Subsequent burst addresses can be

internally generated as controlled by the burst advance pin

(ADV#).

chip to initiate self-timed WRITE cycle. WRITE cycles can

be one to four bytes wide as controlled by the write control

inputs. Individual byte write allows individual byte to be

written. BW1# controls DQ1-DQ8 and DQP1. BW2# controls

DQ9-DQ16 and DQP2. BW3# controls DQ17-DQ24and

DQP3. BW4# controls DQ25-DQ32 and DQP4. BW1#,

BW2# BW3#, and BW4# can be active only with BWE#

being LOW. GW# being LOW causes all bytes to be written.

WRITE pass-through capability allows written data available

at the output for the immediately next READ cycle. This

device also incorporates pipelined enable circuit for easy

depth expansion without penalizing system performance.

All inputs and outputs are TTL-compatible. The device is

ideally suited for 486, Pentium

systems and for systems that are benefited from a wide

synchronous data bus.

The Galvantech Synchronous Burst SRAM family

The GVT7164D36 SRAM integrates 65,536x36 SRAM

Asynchronous inputs include the output enable (OE#)

Addresses and chip enables are registered with either

Address, data inputs, and write controls are registered on-

The GVT7164D36 operates from a +3.3V power supply.

64K x 36 SRAM

+3.3V POWER SUPPLY,

FULLY REGISTERED, BURST COUNTER

triple-layer

polysilicon,

, 680x0, and PowerPC

PRELIMINARY

GVT7164D36

PowerPC is a trademark of IBM Corporation.

Pentium is a trademark of Intel Corporation.

Galvantech, Inc. reserves the right to change

double-layer

products or specifications without notice.

metal

Related parts for gvt7164d36

gvt7164d36 Summary of contents

Page 1

... READ cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance. The GVT7164D36 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium systems and for systems that are benefited from a wide synchronous data bus ...

Page 2

... BYTE 1 WRITE D Q BYTE 2 WRITE D Q BYTE 3 WRITE D Q BYTE 4 WRITE D Q ENABLE Input Register Address Register CLR Binary Counter & Logic 2 PRELIMINARY GVT7164D36 OUTPUT REGISTER DQ1-DQ32, DQP1,DQP2 D Q DQp3,DQp4 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 3

... All synchronous inputs must meet setup and hold times around the clock’s rising edge. Chip Enable: This active LOW input is used to enable the device and to gate ADSP#. Chip Enable: This active LOW input is used to enable the device. 3 PRELIMINARY GVT7164D36 DQP2 80 DQ16 ...

Page 4

... Third Address Fourth Address (internal) (internal) A...A10 A...A11 A...A11 A...A10 A...A00 A...A01 A...A01 A...A00 Third Address Fourth Address (internal) (internal) A...A10 A...A11 A...A11 A...A00 A...A00 A...A01 A...A01 A...A10 4 PRELIMINARY GVT7164D36 DESCRIPTION Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 5

... BWE# BW1# BW2# BW3 PRELIMINARY GVT7164D36 ADV# WRITE# OE# CLK L-H High L-H High L-H High L-H High L-H High L L-H High-Z ...

Page 6

... IL I < VCC IL OUT VCC VCCQ SYM TYP or > Icc 300 SB2 SB3 I 80 SB4 ; VCC = MAX PRELIMINARY GVT7164D36 MIN MAX UNITS NOTES 2.0 VCC+0.3 V -0.3 0 2.4 V 0.4 V 3.135 3.6 V 2.375 3 UNITS NOTES 425 400 ...

Page 7

... C I VCC = 3. CONDITIONS SYMBOL TQFP TYP Still air, soldered on 4. 1.125 inch 4-layer PCB JC OUTPUT LOW VOLTAGE m ax VOL (V) -105 -0.5 -105 0 -105 0.4 -83 0.8 -70 1.25 -30 1.6 -10 2.8 0 3.2 0 3.4 7 PRELIMINARY GVT7164D36 - 133MHz 117MHz MIN MAX MIN MAX UNITS 7.5 8.5 ns 2.8 3.4 ns 2.8 3.4 ns 4.0 4.0 ns 1.5 1 1.5 7.5 1.5 8.5 ns 3.8 3.8 ns ...

Page 8

... See Figures 1 15. Capacitance derating applies to capacitance different from the load capacitance shown in Fig / increases with greater t KQHZ is less o C and 8.5ns cycle time. 8 PRELIMINARY GVT7164D36 1.5V Fig. 1 OUTPUT LOAD EQUIVALENT 3.3v 317 351 Fig. 2 OUTPUT LOAD EQUIVALENT ...

Page 9

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 2, 1998 Rev. 3/98 , INC. 64K X 36 SYNCHRONOUS BURST SRAM READ TIMING OEQ t OELZ Q(A1) Q(A2) Q(A2+1) SINGLE READ 9 PRELIMINARY GVT7164D36 t H Q(A2+2) Q(A2+3) Q(A2) BURST READ Galvantech, Inc. reserves the right to change products or specifications without notice. Q(A2+1) ...

Page 10

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 2, 1998 Rev. 3/98 , INC. 64K X 36 SYNCHRONOUS BURST SRAM WRITE TIMING OEHZ D(A1) D(A2) D(A2+1) D(A2+1) BURST WRITE 10 PRELIMINARY GVT7164D36 D(A2+2) D(A2+3) D(A3) D(A3+1) BURST WRITE Galvantech, Inc. reserves the right to change products or specifications without notice. D(A3+2) ...

Page 11

... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 2, 1998 Rev. 3/98 , INC. 64K X 36 SYNCHRONOUS BURST SRAM READ/WRITE TIMING Q(A1) Q(A2) D(A3) Pass Through Single Single Write 11 PRELIMINARY GVT7164D36 A5 Q(A3) Q(A4) Q(A4+1) Q(A4+2) D(A5) Burst Read Galvantech, Inc. reserves the right to change products or specifications without notice. D(A5+1) Burst Write ...

Page 12

... GALVANTECH 100 Pin TQFP Package Dimensions # 1 1.40 + 0.05 1.60 Max Note: All dimensions in Millimeters March 2, 1998 Rev. 3/98 , INC. 64K X 36 SYNCHRONOUS BURST SRAM 16.00 + 0.10 14.00 + 0.10 0.65 Basic 12 PRELIMINARY GVT7164D36 0.30 + 0.08 0.60 + 0.15 Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Page 13

... March 2, 1998 Rev. 3/98 , INC. 64K X 36 SYNCHRONOUS BURST SRAM 13 PRELIMINARY GVT7164D36 Speed (3 = 3.5ns access/6.0ns cycle 4 = 3.8ns access/6.7ns cycle 5 = 4.0ns access/7.5ns cycle 6 = 4.0ns access/8.5ns cycle) Package (T = 100 PIN TQFP) Galvantech, Inc. reserves the right to change products or specifications without notice. ...

Related keywords

gvt7164d36 datasheet
gvt7164d36 data sheet
gvt7164d36 pdf datasheet
gvt7164d36 component
gvt7164d36 part
gvt7164d36 distributor
gvt7164d36 RoHS
gvt7164d36 datasheet download