m464s0824dt1 Samsung Semiconductor, Inc., m464s0824dt1 Datasheet

no-image

m464s0824dt1

Manufacturer Part Number
m464s0824dt1
Description
8mx64 Sdram Sodimm Based 4mx16, 4banks, Refresh, 3.3v Synchronous Drams With
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
M464S0824DT1
M464S0824DT1 SDRAM SODIMM
8Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
GENERAL DESCRIPTION
PIN CONFIGURATIONS (Front side/back side)
Dynamic RAM high density memory module. The Samsung
M464S0824DT1 consists of eight CMOS 4M x 16 bit with
4banks Synchronous DRAMs in TSOP-II 400mil package and a
2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy
substrate. Three 0.1uF decoupling capacitors are mounted on
the printed circuit board in parallel for each SDRAM. The
M464S0824DT1 is a Small Outline Dual In-line Memory Module
and is intended for mounting into 144-pin edge connector sock-
ets.
system clock. I/O transactions are possible on every clock cycle.
Range of operating frequencies, programmable latencies allows
the same device to be useful for a variety of high bandwidth,
high performance memory system applications.
Synchronous design allows precise cycle control with the use of
Pin
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
The Samsung M464S0824DT1 is a 8M bit x 64 Synchronous
1
3
5
7
9
DQM0
DQM1
DQ10
DQ11
DQ12
DQ13
Front
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
V
V
V
V
V
V
A0
A1
A2
DD
DD
DD
SS
SS
SS
SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.
Pin
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
2
4
6
8
DQM4
DQM5
DQ32
DQ33
DQ34
DQ35
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQ44
DQ45
Back
V
V
V
V
V
V
A3
A4
A5
SS
DD
SS
DD
SS
DD
Pin
51
53
55
57
59
61
63
65
67
69
71
73
75
77
79
81
83
85
87
89
91
93
Voltage Key
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQ20
Front
CLK0
RAS
CS0
CS1
V
V
V
V
V
WE
NC
NC
DU
NC
NC
SS
DD
SS
DD
SS
Pin
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
DQ46
DQ47
CKE0
CKE1
DQ48
DQ49
DQ50
DQ51
DQ52
CLK1
Back
*A12
*A13
CAS
V
V
V
V
V
NC
NC
NC
NC
SS
DD
SS
DD
SS
Pin
101
103
105
107
109
111
113
115
117
119
121
123
125
127
129
131
133
135
137
139
141
143
95
97
99
A10/AP
DQM2
DQM3
**SDA
Front
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQ28
DQ29
DQ30
DQ31
V
V
V
V
V
V
V
A6
A8
A9
DD
DD
DD
DD
SS
SS
SS
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
Pin
96
98
FEATURE
• Performance range
• Burst mode operation
• Auto & self refresh capability (4096 Cycles/64ms)
• LVTTL compatible inputs and outputs
• Single 3.3V
• MRS cycle with address key programs
• All inputs are sampled at the positive going edge of the
• Serial presence detect with EEPROM
• PCB : Height (1,250mil)
M464S0824DT1-L1H/C1H
M464S0824DT1-L1L/C1L
Latency (Access from column address)
Burst length (1, 2, 4, 8 & Full page)
Data scramble (Sequential & Interleave)
system clock
DQM6
DQM7
**SCL
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQ60
DQ61
DQ62
DQ63
Back
BA0
BA1
V
A11
V
V
V
V
V
V
A7
DD
DD
DD
DD
SS
SS
SS
Part No.
0.3V power supply
PIN NAMES
*
** These pins should be NC in the system
A0 ~ A11
BA0 ~ BA1
DQ0 ~ DQ63
CLK0 ~ CLK1
CKE0 ~ CKE1 Clock enable input
CS0 ~ CS1
RAS
CAS
WE
DQM0 ~ 7
V
V
SDA
SCL
DU
NC
DD
SS
These pins are not used in this module.
Pin Name
which does not support SPD.
, double sided component
Rev. 0.0 Jun. 1999
100MHz (10ns @ CL=2)
100MHz (10ns @ CL=3)
PC100 SODIMM
Address input (Multiplexed)
Select bank
Data input/output
Clock input
Chip select input
Row address strobe
Column address strobe
Write enable
DQM
Power supply (3.3V)
Ground
Serial data I/O
Serial clock
Don t use
No connection
Max Freq. (Speed)
Function

Related parts for m464s0824dt1

m464s0824dt1 Summary of contents

Page 1

... M464S0824DT1 SDRAM SODIMM 8Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung M464S0824DT1 bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung M464S0824DT1 consists of eight CMOS bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy substrate ...

Page 2

... M464S0824DT1 PIN CONFIGURATION DESCRIPTION Pin Name CLK System clock CS Chip select CKE Clock enable A0 ~ A11 Address BA0 ~ BA1 Bank select address RAS Row address strobe CAS Column address strobe WE Write enable DQM0 ~ 7 Data input/output mask DQ ~ Data input/output Power supply/ground ...

Page 3

... M464S0824DT1 FUNCTIONAL BLOCK DIAGRAM CS1 CS0 DQM0 LDQM CS DQ0 DQ0 DQ1 DQ1 DQ2 DQ2 U0 DQ3 DQ3 DQ4 DQ4 DQ5 DQ5 DQ6 DQ6 DQ7 DQ7 UDQM DQM1 DQ8 DQ8 DQ9 DQ9 DQ10 DQ10 DQ11 DQ11 DQ12 DQ12 DQ13 DQ13 DQ14 DQ14 DQ15 ...

Page 4

... M464S0824DT1 ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss DD Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. ...

Page 5

... M464S0824DT1 DC CHARACTERISTICS (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating current (One bank active) I Precharge standby current in power-down mode I CC2 I Precharge standby current in non power-down mode I CC2 I Active standby current in power-down mode I CC3 I Active standby current in non power-down mode (One bank active) ...

Page 6

... M464S0824DT1 AC OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition 3.3V Output 870 (Fig output load circuit OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter ...

Page 7

... M464S0824DT1 AC CHARACTERISTICS (AC operating conditions unless otherwise noted) REFER TO THE INDIVIDUAL COMPONENT, NOT THE WHOLE MODULE. Parameter CAS latency=3 CLK cycle time CAS latency=2 CAS latency=3 CLK to valid output delay CAS latency=2 CAS latency=3 Output data hold time CAS latency=2 CLK high pulse width ...

Page 8

... M464S0824DT1 SIMPLIFIED TRUTH TABLE Command Register Mode register set Auto refresh Entry Refresh Self refresh Exit Bank active & row addr. Read & Auto precharge disable column address Auto precharge enable Write & Auto precharge disable column address Auto precharge enable ...

Page 9

... M464S0824DT1 PACKAGE DIMENSIONS 0.16 0.039 (4.00 0.10) 1 0.13 (3.30) 0.15 (3.70) 2 0.150 Max (3.80 Max) 0.04 0.0039 (1.00 0.10) Tolerances : .006(.15) unless otherwise specified The used device is 4Mx16 SDRAM, TSOP SDRAM Part No. : K4S641632D 2.66 (67.56) 2.50 (63.60 0.91 1.29 (23.20) (32.80) 0.18 (4.60) 0.083 (2.10) 0.10 (2.50 0.16 0.0039 (4.00 0.10) 0.06 0.0039 (1.50 0.1) Detail Z PC100 SODIMM Units : Inches (Millimeters) 2-R 0.078 Min (2.00 Min) 143 2- 0.07 (1.80) Y 144 0.024 ...

Related keywords