ak4140 AKM Semiconductor, Inc., ak4140 Datasheet - Page 34

no-image

ak4140

Manufacturer Part Number
ak4140
Description
Digital Btsc Decoder
Manufacturer
AKM Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ak4140VF
Manufacturer:
AKM
Quantity:
20 000
ASAHI KASEI
3. READ Operations
Set R/W bit = “1” for the READ operation of the AK4140.
After transmission of a data, the master can read next address’s data by generating the acknowledge instead of terminating
the write cycle after the receipt the first data word. After the receipt of each data, the internal 5bits address counter is
incremented by one, and the next data is taken into next address automatically. If the address exceed 08H prior to
generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The AK4140 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
The AK4140 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address n, the next CURRENT READ operation would
access data from the address n+1.
After receipt of the slave address with R/W bit set to “1”, the AK4140 generates an acknowledge, transmits 1byte data
which address is set by the internal address counter and increments the internal address counter by 1. If the master does
not generate an acknowledge to the data but generate the stop condition, the AK4140 discontinues transmission
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues the start condition, slave address(R/W=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to
“1”. Then the AK4140 generates an acknowledge, 1byte data and increments the internal address counter by 1. If the
master does not generate an acknowledge to the data but generate the stop condition, the AK4140 discontinues
transmission.
MS0547-E-01
3-1. CURRENT ADDRESS READ
3-2. RANDOM READ
SDA
SDA
S
T
A
R
T
S
S
T
A
R
T
S
Slave
Address
Slave
Address
A
C
K
A
C
K
Figure 23. CURRENT ADDRESS READ
Word
Address(n)
Data(n)
Figure 24. RANDOM READ
A
C
K
A
C
K
S
T
A
R
T
S
Data(n+1)
Slave
Address
- 34 -
A
C
K
A
C
K
Data(n+2)
Data(n)
A
C
K
A
C
K
Data(n+1)
Data(n+x)
A
C
K
S
T
O
P
P
Data(n+x)
S
T
O
P
P
[AK4140]
2007/03

Related parts for ak4140