W83977AF Information Storage Devices, Inc, W83977AF Datasheet - Page 113

• Manufacturer Part Number: W83977AF
• Description: W83877TF Plus Kbc, Cir, RTC
• Manufacturer: Information Storage Devices, Inc

W83977F/ W83977AF
PRELIMINARY
6.7 Registers
6.7.1
On-Now
Register 1 (Bank2 Register 49h)
BIT
7
6
5
4
3
2
1
0
NAME
PF
CLPOST
SPOFC
DPSCA
CLRSMI
SMIMD
PHRIDM DPODTM
PF (Power Failure)
The PF is set when a power-failure occurs. This bit is cleared by writing a "1" to it.
CLPOST (Clear Panel-switch-off-Save Timer)
This bit is self-cleared after writing an "1" to it. If it is set, Panel-switch-off-Save timer is stopped and
cleared.
SPOFC (Software Power-Off Command)
This bit is self-cleared after writing an "1" to it. If it is set, the PSCTRL goes inactive immediately.
DPSCA (Disable Power Supply Control Activation)
This bit is set as long as PF is set. When set, it disables all PSCTRL activation events except Panel-
Switch- On event.
CLSMI (Clear SMI )
This bit is self-cleared after writing an "1" to it. If it is set, SMI is cleared to its inactive state. This bit
is used to clear SMI when SMIMD is set.
SMIMD ( SMI Mode)
If it is set, SMI is level-sensitive. Once SMI goes active, it keeps active until CLSMI is set.
Writing a "0" to this bit sets SMI to be edge-triggered.
PHRIDM (PHRI Detection Mode)
A "1" on this bit sets PHRI detection mode to be on falling edge.
A "0" on this bit sets PHRI detection mode to be on a pulse train of frequency greater than 11Hz and
lasts for 0.2 second.
DPODTM (Disable Power Off Delay Timer )
If set, Panel Switch Power-Off Delay Timer is stopped.
If reset, Panel Switch Power-Off Delay Timer counts down continuously.
Publication Release Date:March 1998
- 101 -
Revision 0.58