mc44724 Freescale Semiconductor, Inc, mc44724 Datasheet - Page 6

no-image

mc44724

Manufacturer Part Number
mc44724
Description
Digital Video Encoder
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc44724AVFU
Manufacturer:
MOT
Quantity:
755
Part Number:
mc44724AVFU
Manufacturer:
MOT
Quantity:
1 995
Part Number:
mc44724AVFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Fig 3 : Digital Input Timing(525/60 system) in Master Mode
DVIN0~7
DVIN0~7
Hsync
16-bit input mode
clock
8-bit input mode
TP1~8
Video Timing / Sync Generator
The DVE outputs PAL-B,D,G,H,I, PAL-N, PAL-M or NTSC-M standard video signals.
The DVE sync generator can be operated in two modes, master or slave.
In master mode, the DVE generates all the correct Horizontal and Vertical or Frame sync signals
internally, or it is output Csync signal through the EXT pin(C/Fsync).
In slave mode, the DVE derives the sync signals from the Bit-Parallel input data stream Start Active
Video (SAV) and End Active Video (EAV) data packet information. Sync signals are output on the
Hsync and F/Vsync or EXT pins and can be programmed for positive or negative polarity. The phase of
Hsync can also be controlled.
Also, the DVE allows more two slave modes. One is H/Vsync slave, and the aother is H/Fsync slave
mode.
Vertical Blanking corresponds to the following lines.
625/50 624-22 311-335 ITU-R line numbering
525/60
(see figures 3,4,5,6,7,8,9,10, and 11 for sub-address register descriptions.)
Input Data Format
The input digital video is in accord with the ITU-R Rec.656 and SMPTE 125M standards. It is an two 8-bit
or 16-bit multiplexed 4:2:2 ((CB,Y,CR)Y) data stream. Samples are latched on the rising edge of the clock
signal. Data is input on pins DVIN[ 7 : 0 ] and TP[ 8 : 1 ]
(see figures 3 and 4 for sub-address register descriptions.)
-3T delay
1-19 264-282 SMPTE line numbering
This document contains information on a new product. Specifications and information herein are subject to change without notice.
INVALID
INVALID
INVALID
T
Hsync phase
sub-address71[2:0]
+4T delay
128T
244T
FF
00
No.
00
Hsync polarity
sub-address71[5]
6
XY
Cb
or
Cb
Cr
0
Y
0
0
0
Y
0
Cr
Cr
Cb
0
Y
1
0
0
Y
1
Cb
70(hex){[1:0]=01}
Cb
Cr
2
Y2
2
2
Y
2
1440T
Cb
MC44724/5 Rev 0.21 03/25/97
718
Y
Cb
Cr
718
Y
718
718
718
Cr
718
Y
Cb
Y
719
Cr
719
718
718
FF
00
00

Related parts for mc44724