isl90842 Intersil Corporation, isl90842 Datasheet
isl90842
Available stocks
Related parts for isl90842
isl90842 Summary of contents
Page 1
... Data Sheet 2 ® Low Noise, Low Power I C The ISL90842 integrates four digitally controlled potentiometers (DCP) configured as variable resistors on a monolithic CMOS integrated circuit. The digitally controlled potentiometers are implemented with a combination of resistor elements and CMOS switches. The position of the wipers are controlled by the user through the ...
Page 2
... Pin Descriptions TSSOP PIN SYMBOL 1 RH3 2 RW3 3 SCL 4 SDA 5 GND 6 RW2 7 RH2 8 RW1 9 RH1 VCC 13 RH0 14 RW0 2 ISL90842 GND WR3 WR2 POWER-UP, INTERFACE, CONTROL AND STATUS LOGIC WR1 WR0 GND * THE R ...
Page 3
... CC1 CC read current (standby Leakage current, at pins A0, A1, SDA, LkgDig and SCL 3 ISL90842 Recommended Operating Conditions Industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +85° 2.7V to 5.5V CC +0.3 Power rating of each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5mW CC Wiper current of each DCP . . . . . . . . . . . . . . . . . . . . . . . . . . ±3.0mA CC TEST CONDITIONS W option, wiper counter = 00h U option, wiper counter = 00h ...
Page 4
... Cb (Note 8) Capacitive loading of SDA or SCL Rpu SDA and SCL bus pull-up resistor off- (Note 8) chip 4 ISL90842 TEST CONDITIONS SCL falling edge of last bit of DCP data byte to wiper change Any pulse narrower than the max spec is suppressed SCL falling edge crossing 30 ...
Page 5
... Max Ri – 10 × 7. --------------------------------------------------------------- - ---------------- - ⁄ 125°C Max Ri + Min Ri 8. This parameter is not 100% tested. 5 ISL90842 TEST CONDITIONS Before START condition After STOP condition HIGH LOW t SU:DAT t HD:DAT CLK 1 t SU:A and for 255 -40°C to 85°C. Max ( ) is the maximum value of the resistance and Min ( ) is the minimum value of the resistance over the temperature range ...
Page 6
... T=-40° =5.5, T=-40° 132 TAP POSITION (DECIMAL) FIGURE 3. DNL vs TAP POSITION FOR 50kΩ (U) 1.5 1 2.7V 0.5 5.5V 0 -0.5 -1 -1.5 -40 - TEMPERATURE (°C) FIGURE 5. END TO END R % CHANGE vs TOTAL TEMPERATURE 6 ISL90842 V =2.7, T=+25° =5.5, T=+85°C CC 200 250 V =2.7, T=+25° =2.7, T=+85°C CC 182 232 1.8 1.6 1.4 1.2 1 -40°C 0.8 0.6 0.4 0.2 +25° ...
Page 7
... Protocol Conventions Data states on the SDA line must change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (See Figure 9). On power-up of the ISL90842 the SDA pin is in the input mode. 2 All I ...
Page 8
... The ISL90842 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte. The ISL90842 also responds with an ACK after receiving a Data Byte of a write operation. The master must respond with an ...
Page 9
... A Write operation requires a START condition, followed by a valid Identification Byte, a valid Address Byte, a Data Byte, and a STOP condition. After each of the three bytes, the ISL90842 responds with an ACK. At this time, the device enters its standby state (See Figure 11). Read Operation A Read operation consist of a three byte instruction followed by one or more Data Bytes (See Figure 12) ...
Page 10
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 10 ISL90842 14-Lead Plastic, TSSOP, Package Code V14 .025 (.65) BSC .169 (4.3) ...