MX29LV640BU Macronix International, MX29LV640BU Datasheet - Page 20

• Manufacturer Part Number: MX29LV640BU
• Description: 64M-BIT [4M x 16] CMOS EQUAL SECTOR FLASH MEMORY
• Manufacturer: Macronix International

www.DataSheet4U.com
This method is an alternative to that shown in Table 1,
which is intended for PROM programmers and requires
V
The SILICON ID READ command sequence is initiated
by writing two unlock cycles, followed by the SILICON
ID READ command. The device then enters the SILICON
ID READ mode, and the system may read at any address
any number of times, without initiating another command
sequence. A read cycle at address XX00h retrieves the
manufacturer code. A read cycle at address XX01h
returns the device code. A read cycle containing a sector
address (SA) and the address 02h returns 01h if that
sector is protected, or 00h if it is unprotected. Refer to
Table for valid sector addresses.
The system must write the reset command to exit the
Automatic Select
WORD PROGRAM COMMAND SEQUENCE
The command sequence requires four bus cycles, and is
initiated by writing two unlock write cycles, followed by
the program set-up command. The program address and
data are written next, which in turn initiate the Embedded
Program algorithm. The system is
further controls or timings. The device automatically
generates the program pulses and verifies the
programmed cell margin. Table 3 shows the address and
data requirements for the word program command
sequence.
When the Embedded Program algorithm is complete, the
device then returns to reading array data and addresses
are no longer latched. The system can determine the
status of the program operation by using Q7, Q6, or RY/
BY#. See "Write Operation Status" for information on these
status bits.
Any commands written to the device during the
Embedded Program Algorithm are ignored. Note that a
hardware reset immediately terminates the programming
operation. The Word Program command sequence should
be reinitiated once the device has reset to reading array
data, to ensure data integrity.
Programming is allowed in any sequence and across
sector boundaries. A bit cannot be programmed from a
"0" back to a "1". Attempting to do so may halt the
operation and set Q5 to "1" ,” or cause the Data# Polling
algorithm to indicate the operation was successful.
However, a succeeding read will show that the data is
still "0". Only erase operations can convert a "0" to a
"1".
P/N:PM1081
ID
on address bit A9.
mode and return to reading array data.
not
required to provide
20
SETUP AUTOMATIC CHIP/SECTOR ERASE
Chip erase is a six-bus cycle operation. There are two
"unlock" write cycles. These are followed by writing the
"set-up" command 80H. Two more "unlock" write cycles
are then followed by the chip erase command 10H, or the
sector erase command 30H.
The MX29LV640BU contains a Silicon-ID-Read operation
to supplement traditional PROM programming methodol-
ogy. The operation is initiated by writing the read silicon
ID command sequence into the command register. Fol-
lowing the command write, a read cycle with
A1=VIL,A0=VIL retrieves the manufacturer code of C2H.
A read cycle with A1=VIL, A0=VIH returns the device
code of 22D7H for MX29LV640BU.
AUTOMATIC
COMMAND
The device does not require the system to preprogram
prior to erase. The Automatic Erase algorithm automati-
cally pre-program and verifies the entire memory for an
all zero data pattern prior to electrical erase. The system
is not required to provide any controls or timings during
these operations. Table 3 shows the address and data
requirements for the chip erase command sequence.
Any commands written to the chip during the Automatic
Erase algorithm are ignored. Note that a hardware reset
during the chip erase operation immediately terminates
the operation. The Chip Erase command sequence should
be reinitiated once the device has returned to reading
array data, to ensure data integrity.
The system can determine the status of the erase opera-
tion by using Q7, Q6, Q2, or RY/BY#. See "Write Opera-
tion Status" for information on these status bits. When
the Automatic Erase algorithm is complete, the device
returns to reading array data and addresses are no longer
latched.
Figure 5 illustrates the algorithm for the erase operation.
See the Erase/Program Operations tables in "AC Char-
acteristics" for parameters, and to Figure 4 for timing
diagrams.
MX29LV640BU
CHIP/SECTOR
REV. 1.0, MAR. 08, 2005
ERASE