IDT72V271LA10PF IDT, Integrated Device Technology Inc, IDT72V271LA10PF Datasheet - Page 21

no-image

IDT72V271LA10PF

Manufacturer Part Number
IDT72V271LA10PF
Description
IC FIFO SS 16384X18 10NS 64QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
72Vr
Datasheet

Specifications of IDT72V271LA10PF

Function
Synchronous
Memory Size
288K (16K x 18)
Access Time
10ns
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Configuration
Dual
Density
288Kb
Access Time (max)
6.5ns
Word Size
9b
Organization
32Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
100MHz
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Supply Current
55mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Data Rate
-
Lead Free Status / RoHS Status
Not Compliant, Contains lead / RoHS non-compliant
Other names
72V271LA10PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V271LA10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V271LA10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V271LA10PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V271LA10PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
NOTES:
1. Retransmit setup is complete after OR returns LOW.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup procedure.
3. OE = LOW.
4. W
5. OR goes LOW at 60 ns + 2 RCLK cycles + t
NOTE:
1. X = 13 for the IDT72V261LA and X = 14 for the IDT72V271LA.
Q
IDT72V261LA/72V271LA
3.3 VOLT CMOS SuperSync FIFO™ 16,384 x 9 and 32,768 x 9
WCLK
WCLK
RCLK
0
D = 16,385 for the IDT72V261LA and 32,769 for the IDT72V271LA.
WEN
SEN
PAE
REN
PAF
- Q
1
LD
OR
, W
HF
RT
SI
n
2
, W
t
ENS
3
= first, second and third words written to the FIFO after Master Reset.
W
x
t
Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
ENH
BIT 0
t
t
t
ENS
LDS
DS
t
ENS
t
RTS
t
RTS
REF
.
t
t
ENH
LDH
EMPTY OFFSET
t
t
REF
t
ENH
HF
t
SKEW4
1
Figure 12. Retransmit Timing (FWFT Mode)
2
t
PAF
1
W
x+1
BIT X
21
(1)
BIT 0
2
t
PAE
FULL OFFSET
COMMERCIAL AND INDUSTRIAL
3
t
A
t
ENH
t
REF
TEMPERATURE RANGES
(5)
W
1
(4)
BIT X
t
t
t
JANUARY 30, 2009
LDH
LDH
ENH
t
DH
(1)
W
4
2
t
A
4673 drw 16
t
ENH
4673 drw15
W
3

Related parts for IDT72V271LA10PF