IDT72261LA20PF IDT, Integrated Device Technology Inc, IDT72261LA20PF Datasheet - Page 21

no-image

IDT72261LA20PF

Manufacturer Part Number
IDT72261LA20PF
Description
IC FIFO 8192X18 LP 20NS 64QFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet

Specifications of IDT72261LA20PF

Function
Synchronous
Memory Size
144K (8K x 18)
Data Rate
50MHz
Access Time
20ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Configuration
Dual
Density
144Kb
Access Time (max)
12ns
Word Size
9b
Organization
16Kx9
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
50MHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
75mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72261LA20PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72261LA20PF
Manufacturer:
IDT
Quantity:
16
Part Number:
IDT72261LA20PF
Manufacturer:
IDT
Quantity:
850
Part Number:
IDT72261LA20PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72261LA20PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Q
NOTE:
1. X = 13 for the IDT72261LA and X = 14 for the IDT72271LA.
NOTES:
1. Retransmit setup is complete after OR returns LOW.
2. No more than D - 2 words may be written to the FIFO between Reset (Master or Partial) and Retransmit setup. Therefore, IR will be LOW throughout the Retransmit setup
3. OE = LOW
4. W
5. OR goes LOW at 60 ns + 2 RCLK cycles + t
WCLK
IDT72261LA/72271LA SuperSync FIFO™
16,384 x 9 and 32,768 x 9
WCLK
RCLK
0
procedure. D = 16,385 for the IDT72261LA and 32,769 for the IDT72271LA.
WEN
SEN
REN
PAE
- Q
PAF
LD
OR
1
HF
RT
, W
SI
n
2
, W
t
ENS
3
= first, second and third words written to the FIFO after Master Reset.
W
x
Figure 13. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes)
t
ENH
BIT 0
t
t
t
ENS
LDS
DS
t
ENS
t
RTS
t
RTS
REF
.
t
t
LDH
ENH
EMPTY OFFSET
t
t
REF
t
ENH
HF
t
SKEW4
Figure 12. Retransmit Timing (FWFT Mode)
1
2
t
PAF
1
W
x+1
BIT X
21
(1)
BIT 0
2
t
PAE
FULL OFFSET
COMMERCIAL AND INDUSTRIAL
3
t
A
t
ENH
t
REF
TEMPERATURE RANGES
(5)
W
1
(4)
BIT X
t
t
t
LDH
LDH
t
ENH
DH
JANUARY 7, 2009
(1)
W
4
2
t
A
4671 drw 16
t
ENH
4671 drw15
W
3

Related parts for IDT72261LA20PF