IDT72215LB25J IDT, Integrated Device Technology Inc, IDT72215LB25J Datasheet - Page 10

IC FIFO 512X18 SYNC 25NS 68-PLCC

IDT72215LB25J

Manufacturer Part Number
IDT72215LB25J
Description
IC FIFO 512X18 SYNC 25NS 68-PLCC
Manufacturer
IDT, Integrated Device Technology Inc
Series
7200r
Datasheet

Specifications of IDT72215LB25J

Function
Synchronous
Memory Size
9.2K (512 x 18)
Data Rate
40MHz
Access Time
25ns
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
68-PLCC
Configuration
Dual
Density
9Kb
Access Time (max)
15ns
Word Size
18b
Organization
512x18
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
LCC
Clock Freq (max)
40MHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
60mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
72215LB25J

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72215LB25J
Manufacturer:
IDT
Quantity:
12 388
Part Number:
IDT72215LB25J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72215LB25J
Manufacturer:
IDT
Quantity:
252
Part Number:
IDT72215LB25J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72215LB25J8
Manufacturer:
IDT
Quantity:
252
Part Number:
IDT72215LB25JB
Manufacturer:
IDT
Quantity:
271
NOTE:
1. t
NOTES:
1. When t
2. The first word is available the cycle after EF goes HIGH, always.
IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFO
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
Q
D
Q
D
edge of RCLK and the rising edge of WCLK is less than t
0
0
WCLK
RCLK
SKEW1
The Latency Timing applies only at the Empty Boundary (EF = LOW).
WCLK
0
0
- Q
RCLK
- D
- Q
- D
17
17
SKEW2
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising
17
17
LOW
DATA IN OUTPUT REGISTER
t
minimum specification, t
ENS
t
ENS
t
SKEW1
t
NO WRITE
DS
(1)
Figure 7. First Data Word Latency after Reset with Simultaneous Read and Write
FRL
D
t
0
(maximum) = t
ENH
(first valid write)
t
A
t
SKEW2
t
WFF
CLK
SKEW1
t
OLZ
+ t
, then FF may not change state until the next WCLK edge.
SKEW2
t
DS
t
FRL
Figure 8. Full Flag Timing
. When t
(1)
D
DATA WRITE
1
t
SKEW2
REF
t
t
ENS
WFF
10
< minimum specification, t
TM
t
DATA READ
OE
t
ENS
D
t
A
t
2
SKEW1
NO WRITE
FRL
(1)
(maximum) = either 2*t
t
ENH
D
t
COMMERCIAL AND INDUSTRIAL
A
0
D
t
A
t
3
TEMPERATURE RANGES
CLK
WFF
NEXT DATA READ
+ t
OCTOBER 22, 2008
SKEW2
t
DS
or t
2766 drw 10
CLK
D
1
2766 drw 09
DATA
WRITE
D
+ t
4
SKEW2
.

Related parts for IDT72215LB25J