74ABT16541CSSCX Fairchild Semiconductor, 74ABT16541CSSCX Datasheet

Page 1

... Inputs –O Outputs 0 15 © 2005 Fairchild Semiconductor Corporation Features Separate control logic for each nibble 16-bit version of the ABT541 Outputs sink capability of 64 mA, source capability Guaranteed simultaneous switching noise level and dynamic threshold performance Guaranteed latchup protection High impedance glitch free bus loading during entire ...

Page 2

Truth Tables Inputs – Inputs – ...

Page 3

Absolute Maximum Ratings  Storage Temperature  Ambient Temperature under Bias  Junction Temperature under Bias V Pin Potential to Ground Pin CC Input Voltage (Note 2)  Input Current (Note Voltage Applied to Any Output ...

Page 4

DC Electrical Characteristics Symbol Parameter V Maximum LOW Level Dynamic Input Voltage ILD Note 3: Guaranteed but not tested. Note 4: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output at LOW. ...

Page 5

Skew Symbol Parameter t Pin to Pin Skew OSHL (Note 13) HL Transitions t Pin to Pin Skew OSLH (Note 13) LH Transitions t Duty Cycle PS (Note 14) LH–HL Skew t Pin to Pin Skew OST (Note 13) LH/HL ...

Page 6

AC Loading * Includes jig and probe capacitance FIGURE 1. Standard AC Test Load Amplitude 3.0V FIGURE 3. Test Input Signal Requirements AC Waveforms FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions FIGURE 5. Propagation Delay, Pulse Width ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A 7 www.fairchildsemi.com ...

Page 8

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...