NE83C92 NXP Semiconductors, NE83C92 Datasheet
NE83C92
Available stocks
Related parts for NE83C92
NE83C92 Summary of contents
Page 1
... Philips Semiconductors Low-power coaxial Ethernet transceiver DESCRIPTION The NE83C92 is a low power BiCMOS coaxial transceiver interface (CTI) for Ethernet (10base5) and Thin Ethernet (10base2) local area networks. The CTI is connected between the coaxial cable and the Data Terminal Equipment (DTE) and consists of a receiver, transmitter, receive-mode collision detector, heartbeat generator and jabber timer (see Block Diagram) ...
Page 2
... Ethernet operation GND Positive Supply Pin Negative Supply Pins NOTE: 1. The IEEE 802.3 name for CD is CI; for RX is DI; for TX is DO. 1995 May 1 DESCRIPTION 2 Product specification NE83C92 and enabled EE ...
Page 3
... COLLISION COMPARATOR & HEARTBEAT GENERATOR JABBER TIMER PARAMETER 2 x 0.018 0.066 Product specification NE83C92 DTE INTERFACE RECEIVE PAIR (RX+, RX–) TRANSMIT PAIR (TX+, TX–) COLLISION 10MHz PAIR OSC (CD+, CD–) LINE DRIVER SD00274 RATING UNIT – – ...
Page 4
... TX+ TX– and V are the max and min voltages at TXO with a 25 load between TXO and MAX MIN min when the idle (no signal) voltage on this pin is –3.7V. TDC . CD 4 Product specification NE83C92 LIMITS MIN TYP MAX UNIT –7.5 V –15 –20 mA –70 – ...
Page 5
... peak peak 125 –2V step at RXI – step at RXI Measured to +210mV 200 8.5 35 0.6 0.5 20 250 5 Product specification NE83C92 LIMITS TYP MAX UNIT 3 5 bits t +2 bits RON ...
Page 6
... This is very important/useful for power sensitive applications such as lap-top computers or PCMCIA cards. 4. The NE83C92 advanced AUI driver (RX and CD ) design does require external pull-down resistors (500 ) to drive a terminated (78 ) AUI cable. However, these drivers will operate correctly without the external resistors for integrated/local MAU applications where no AUI cable is used ...
Page 7
... Figure 1. Connection Diagram for Standard 8392 Applications 1995 May 1 Detection of Coaxial Cable Faults In the NE83C92 there is no internal loopback path from the TX inputs to the RX outputs. This means that, when the local DTE is transmitting, the signal will only be present at the receiver outputs RX+ and RX– ...
Page 8
... OS t RHI Figure 4. Receiver End-of-Packet Timing t +2 TST 100ns TST Figure 5. Transmitter Timing 8 Product specification NE83C92 NETWORK B INTERFACE U CONTROLLER S DTE SD00310 90% 10 SD00306 ...
Page 9
... Philips Semiconductors Low-power coaxial Ethernet transceiver RXI 0V –2V t CON CD TXO + CD 1995 May 1 t COFF 1 Figure 6. Collision Timing t t HON HW Figure 7. Heartbeat Timing t JR Figure 8. Jabber Timing 9 Product specification NE83C92 t CHI SD00280 SD00281 SD00282 ...