74LVX125MX Fairchild Semiconductor, 74LVX125MX Datasheet - Page 5

• Manufacturer Part Number: 74LVX125MX
• Description: IC BUFFER TRI-ST QD LOW V 14SOIC
• Manufacturer: Fairchild Semiconductor
• Series: 74LVXr

Specifications of 74LVX125MX

• Logic Type: Buffer/Line Driver, Non-Inverting
• Number Of Elements: 4
• Number Of Bits Per Element: 1
• Current - Output High, Low: 4mA, 4mA
• Voltage - Supply: 2 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 14-SOIC (3.9mm Width), 14-SOL
• Logic Family: LVX
• Number Of Channels Per Chip: 4
• Polarity: Non-Inverting
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• High Level Output Current: - 4 mA
• Low Level Output Current: 4 mA
• Maximum Power Dissipation: 180 mW
• Minimum Operating Temperature: - 40 C
• Number Of Lines (input / Output): 4 / 3
• Output Type: 3-State
• Propagation Delay Time: 13.6 ns at 2.7 V, 9.7 ns at 3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

©1994 Fairchild Semiconductor Corporation
74LVX125 Rev. 1.4.0
Physical Dimensions
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
INDICATOR
PIN ONE
8°
0°
1.75 MAX
0.90
0.50
R0.10
(1.04)
R0.10
6.00
Figure 1. 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
1.50
1.25
14
1
(0.33)
1.27
DETAIL A
SCALE: 20:1
8.75
8.50
7.62
0.50
0.25
SEATING PLANE
X 45°
GAGE PLANE
0.35
0.51
0.36
8
7
0.25
0.25
0.10
M
A
4.00
3.80
C
NOTES: UNLESS OTHERWISE SPECIFIED
B
0.10
A) THIS PACKAGE CONFORMS TO JEDEC
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS DO NOT INCLUDE MOLD
E) DRAWING CONFORMS TO ASME Y14.5M-1994
F) DRAWING FILE NAME: M14AREV13
D) LANDPATTERN STANDARD:
B
C
5
1.70
A
MS-012, VARIATION AB, ISSUE C,
FLASH OR BURRS.
SOIC127P600X145-14M
C
LAND PATTERN RECOMMENDATION
SEE DETAIL A
1.27
0.65
5.60
0.25
0.19
www.fairchildsemi.com