STV8206 STMicroelectronics, STV8206 Datasheet
STV8206
Specifications of STV8206
Available stocks
Related parts for STV8206
STV8206 Summary of contents
Page 1
STV82x6 Demodulation Multi-Standard Sound IF Digital Stereo SIF AGC A/D Demodulator FM, AM, A2 and NICAM Mono In 0.5V MONOIN rms Audio AI1L 2V Stereo rms AI1R A/D Input Analog Audio Matrix AI2L 2V rms AI2R AI3L 2V rms ...
Page 2
Chapter 1 General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
STV82x6 Chapter 7 Power Supplies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Analog Sound IF Signal Recommendations ..................................................................... 87 11.6 SIF to LS/HP/SCART Path Characteristics ....................................................................... 88 11.7 SCART to SCART Analog Path Characteristics ............................................................... 88 11.8 SCART to I2S Output Path (via ADC) Characteristics ...................................................... 89 11.9 MONOIN to ADC ...
Page 5
... Feature AM-FM Mono Zweiton NICAM ST WideSurround SRS® 3D Surround SDIP56 Package Order Code: STV82x6D Table 1: STV82x6 Version List STV8206 Figure 1: Package Ordering Information TQFP80 Package Order Code: STV82x6 (Tray) STV82x6T (Tape & Reel) General Description STV8216 ...
Page 6
General Description 1.2 Typical Applications Figure 2: Typical Application (Low-cost Stereo TV) Cable and Terrestrial Analog TV Tuner Figure 3: Typical Application with Subwoofer and Headphone Cable and Terrestrial Analog TV Tuner 6/97 STV82x6 TV Sound Demodulation and Audio Processing ...
Page 7
STV82x6 Figure 4: Typical Application Electrical Diagram for STV82x6 in SDIP56 package + + General Description 7/97 ...
Page 8
General Description Figure 5: Typical Application Electrical Diagram for STV82x6 in TQFP80 package 8/ N/C 21 VREFA 22 AI3L 23 ...
Page 9
STV82x6 Figure 6: Typical Compatible Application Electrical Diagram for STV82x6 and STV82x7 in TQFP80 package + + + + + + + + + + + + + + + + N/C N VREFA N AI3L ...
Page 10
General Description 1.3 I/O Pin Description Legend / Abbreviations for Type Analog Power Supply ● Digital Power Supply ● Input ● Output ● Open Drain ● Bidirectional ● ...
Page 11
STV82x6 SDIP TQFP Name Type N LSL 27 29 LSR HPL 30 32 HPR 31 33 GNDSA - 34 N HPD 33 36 ADR - 37/38 N/C ...
Page 12
Demodulator Block 2 Demodulator Block AGC SIF A/D Amp AGC Control AGCC(0Eh) AGCS(0Fh) Note: Zweiton is the Dual (Two Tone) FM stereo or A2 system. 2.1 Digital Demodulator 2.1.1 Sound IF Signal The Analog Sound Carrier IF is connected to ...
Page 13
STV82x6 Each mono and stereo standard can be removed (or added) from the List of Standards to be recognized by programming registers standard is displayed in register system via pin IRQ. This flag must be reset by re-programming the MSBs ...
Page 14
Demodulator Block Sound Carrier Frequency Offset Recovery: Both Mono and Stereo IF Carrier frequencies can be adjusted independently (registers 120 kHz for standard mono FM deviations) while the AUTOSTD system remains active. The frequency offset estimation is written in registers ...
Page 15
STV82x6 The level of the demodulated sound may require adjusting in order to compensate for the difference in levels between the multiple source (NICAM AM) and standard source (FM deviation wide range from 15 to 500 kHz) signals. ...
Page 16
Demodulator Block System Mode NICAM Stereo NICAM Dual Mono (CH1 = A, CH2 = B) NICAM Mono+Data ( Data) NICAM Data NICAM Stereo (no backup) NICAM Dual Mono (no backup) ( ...
Page 17
STV82x6 3 Audio Processor Block 3.1 Main Features The STV82x6 Audio Processor is based on a dedicated audio Digital Signal Processor (DSP) that performs basic and advanced audio post-processing for 4 different output audio channels. 3.1.1 Loudspeaker and Subwoofer Features ...
Page 18
Audio Processor Block LS_SRD_CTRL (5Bh) LS_STS_GAIN (5Ch) LS_STS_FREQ (5Dh) LS_SRS_SPACE (5Eh) LS_SRS_CENTER (5Fh) Smart Spatial Volume Effects Control SVC_SEL (59h) LS_EQ_CTRL (60h) SVC_CTRL (5Ah) LS_EQ_BAND1 (61h) LS_EQ_BAND2 (62h) LS_EQ_BAND3 (63h) SRS LS_EQ_BAND4 (64h) CUT_ID (00h) LS_EQ_BAND5 (65h) Smart Volume (L+R)/2 ...
Page 19
STV82x6 required, it complements the dedicated prescaler for FM, NICAM or SCART sources. The internal level can be measured using the peak detector. The SVC can be used either in the Loudspeaker or Headphone path (but not both simultaneously). When ...
Page 20
Audio Processor Block features dedicated to various kinds of music, to implement programmable Loudness or Super-bass functions. The Headphone Bass/Treble feature is enabled by setting the BT_ON bit in the HP_BT_CTRL register. The Bass and Treble gain values are adjusted ...
Page 21
STV82x6 100% Mute 3.6.2 Independent Mode This is enabled by setting the BAL_MODE bits in both the registers to Independent mode. In this case, the register values are used to control the volume/ balance functions as described in Mode LS_VOL_CTRL ...
Page 22
Audio Processor Block Table 7: Headphone/Mute Register Configuration ANA_LS_HP Register HPD_IN HPD_ON SW_ON 3.7 Automatic Loudness Control As the human ear does ...
Page 23
STV82x6 The Beeper operates in one of two modes: Pulse mode (beep applications) A tone with a programmable short duration (between 128 ms ● and generated. Afterwards, the beeper is automatically disabled and the output is switched ...
Page 24
Audio Processor Block SRS™ creates a fully immersed three-dimensional soundfield through the use of a standard 2-speaker stereo configuration. For monaural audio, the source is first converted into a synthetic stereo signal before creating the 3D effect. The virtual gain ...
Page 25
STV82x6 4 Audio Matrices In addition to the sound carrier source (SIF), the STV82x6 accepts up to three analog stereo audio inputs (2 V SCART compatible) and one analog mono audio input (0.5 V RMS sources can go back out ...
Page 26
Audio Matrices 4.1 Input Audio Matrix The mono input (MONOIN) and three stereo SCART inputs (AI1L, AIR1), (AI2L, AI2R) and (AI3L, AI3R) can be switched to any audio output and the same source can be connected to different outputs. The ...
Page 27
STV82x6 5 Additional Controls and Flags 5.1 Interrupt Request The identified TV sound standard is displayed in register AUTO_STAT. Each change in the detected standard is flagged to the host system via hardware pin IRQ. The flag must be reset ...
Page 28
I²S Interface 6 I²S Interface A digital stereo input is available for a virtual Dolby source from an external decoder. A digital stereo output (I²S compatible) is available for routing the demodulated signal or a converted input audio signal into ...
Page 29
STV82x6 7 Power Supplies 7.1 Supply Voltages The STV82x6 supports different power configurations due to its integrated voltage regulators. Typically, two power supplies, which are grouped into two sets of IC pins, are required. 1. Digital Power Supply (DPS) This ...
Page 30
Power Supplies 5 V DPS VDD1 VDD2 VDDP 7.2 Standby Mode The STV82x6 provides a Thru mode configuration that bypasses IC functions via a SCART I/O pin (Full Analog Path only). In this case, only minimum power is required (Standby ...
Page 31
STV82x6 8 I²C Bus 8.1 I²C Address and Protocol The STV82x6 I²C interface works in Slave mode and is fully compliant with I²C standards in Fast mode (maximum frequency of 400 kHz). Two pairs of I²C chip addresses are used ...
Page 32
I²C Bus Function Demodulation Auto-standard Scanned Standards FM Deviation Audio Outputs Automatic Mute Mode Loudspeaker Source Loudspeaker Volume Loudspeaker L/R Balance Subwoofer Headphone Source Headphone Automatic Detection Headphone Volume Headphone L/R Balance SCART-1 out SCART-2 out I²S out Audio Processing ...
Page 33
STV82x6 9 Register List Note: The unused bits (defined as reserved) in I²C registers must be kept to zero. The system clock registers (from address 08h to 0Bh) do not need to be modified if a standard 27 MHz quartz ...
Page 34
Register List Addr. Reset Name (Hex) Value (Bin) Audio Mute & Switch ANA_CTRL 05h 0000 0000 ANA_SCART 06h 0010 1100 ANA_LS_HP 07h (0)100 0111 Clocking PLL_DIV 08h 0000 0101 PLL_MD 09h 0001 1110 PLL_PEH 0Ah 0000 0001 PLL_PEL 0Bh 1110 ...
Page 35
STV82x6 Addr. Reset Name (Hex) Value (Bin) IAGCS 27h (0000 0000) CARFQ2H 28h 0100 0100 CARFQ2M 29h 0100 0000 CARFQ2L 2Ah 0000 0000 FIR2C0 2Bh 0000 0000 FIR2C1 2Ch 0000 0000 FIR2C2 2Dh 0000 0000 FIR2C3 2Eh 0000 0000 FIR2C4 ...
Page 36
Register List Addr. Reset Name (Hex) Value (Bin) PEAK_DET_CTRL 4Bh 0000 0000 PEAK_DET_STATL 4Ch (0000 0000) PEAK_DET_STATR 4Dh (0000 0000) Automatic Standard Recognition System AUTO_CTRL 50h 0000 0001 AUTO_SCKM 51h 0000 1111 AUTO_SCKST 52h 0001 1111 AUTO_TIMER 53h 1010 0100 ...
Page 37
STV82x6 Addr. Reset Name (Hex) Value (Bin) HP_CVOL/ 76h 1000 0000 HP_VOL_L HP_BAL/ 77h 0000 0000 HP_VOL_R Beeper BEEPER_CTRL 79h 0000 0000 BEEPER_TONE 7Ah 0111 0000 9.2 STV82x6 General Control Registers CUT_ID Address (hex): 00h Type: R Bit 7 Bit ...
Page 38
Register List Bit Name Reset Bit7 0 Reserved. SCLPD_OFF SCL Pulling-down System Disable 0: System is enabled 1: System is disabled AUTO_OFF 0 Automatic Standard Recognition System Disable 0: System is enabled 1: System is disabled Bits[4:3] 00 Reserved. SOFT_LRESTART1 ...
Page 39
STV82x6 I2S Address (hex): 04h Type: R/W Bit 7 Bit Description Proposes most used I²S standard (Philips and Sony) with Word Select (WS) polarity programming. Only Master mode is supported. All interfaced chip must be set in ...
Page 40
Register List ANA_SCART Address (hex): 06h Type: R/W Bit 7 Bit 6 DSP_ISCART_SEL[1:0] MUTE_OSCA Bit Name Reset DSP_ISCART 00 Analog Audio Matrixing for Mono and SCART Inputs (with Low Noise Audio Switching) _SEL[1:0] 00: ISCART1 (Default) 01: ISCART2 10: ISCART3 ...
Page 41
STV82x6 Bit Name Reset HPD_IN 0 Headphone Input Pin Status Read only I²C bit that displays the HPD pin Status 0: Headphone is detected 1: Headphone is not detected HPD_ON 0 Headphone Detection Enable 0: Headphone Detection is disabled 1: ...
Page 42
Register List PLL_MD Address (hex): 09h Type: R/W Bit 7 Bit Bit Name Reset Bits[7:5] 000 Reserved. MD2[4:0] 11110 PLL Coarse Frequency Control PLL_PEH Address (hex): 0Ah Type: R/W Bit 7 Bit Bit Name ...
Page 43
STV82x6 9.5 Demodulator DEMOD_CTRL Address (hex): 0Ch Type: R/W Bit 7 Bit Bit Name Reset Bits[7:4] 0000 Reserved. AM_SEL 0 Demodulator Configuration Select 0: FM configuration of demodulator (Default configuration of demodulator DEMOD_MODE[ 110 Demodulator ...
Page 44
Register List Bit Name Reset FM1_CAR 0 Channel 1 FM/AM Carrier detector flag 0: Not detected 1: Detected FM1_SQ 0 Channel 1 FM Squelch detector flag 0: Not detected 1: Detected Note: These registers allow direct access to the demodulator ...
Page 45
STV82x6 AGCS Address (hex): 0Fh Type: R Bit 7 Bit 6 0 Bit Name Reset Bit 7 0 Reserved. AGC_ERR[4:0] 00000 Amplifier Gain Control This is the Gain Control value of ADC. There are 31 steps of +1.25 dB (see ...
Page 46
Register List 9.6 Demodulator Channel 1 CARFQ1H, CARFQ1M, CARFQ1LChannel 1 Carrier DCO Frequency Address (hex): 13h to 15h Type: R/W Bit 7 Bit 6 Bit Name Reset CARFQ1[13:8] 00111110 Channel 1 DCO Carrier Frequency (8 MSBs) ]CARFQ1[13:8] 10000000 Channel 1 ...
Page 47
STV82x6 Bitfield FIR1C5[7:0] 0Eh FIR1C6[7:0] 16h FIR1C7[7:0] 1Bh ACOEFF1 Address (hex): 1Dh Type: R/W Bit 7 Bit 6 Bit Name Reset ACOEFF1[7:0] 00100011 Used to program the Proportional Coefficient of the baseband PLL loop filter (Channel 1) Defines the damping ...
Page 48
Register List CRF1 Address (hex): 1Fh Type: R Bit 7 Bit 6 Bit Name Reset CRF1[7:0] 00000000 Channel 1 Carrier Recovery Frequency Displays the instantaneous frequency offset of the Channel 1 Baseband PLL Demodulator. CETH1 Address (hex): 20h Type: R/W ...
Page 49
STV82x6 Bit Name Reset SQTH1[7:0] 00111100 The squelch detector measures the level of high frequency noise (> 40 kHz) and compares it to the threshold level (SQTH). If the level is below this value, the S/N of the FM signal ...
Page 50
Register List IAGCC Address (hex): 26h Type: R/W Bit 7 Bit 6 IAGC_OFF 0 Bit Name Reset IAGC_OFF 0 AGC Disable 0: Internal AGC is active 1: Internal AGC is disabled Bits[6:3] 0000 Reserved. IAGC_CST[2:0] 011 Internal AGC Programmable Step ...
Page 51
STV82x6 Bit Name Reset CARFQ2[23:16] 01000100 Channel 2 DCO Carrier Frequency (8 MSBs) CARFQ2[15.8] 01000000 Channel 2 DCO Carrier Frequency CARFQ2[7:0] 00000000 Channel 2 DCO Carrier Frequency (8 LSBs) See Table 13: Stereo Carrier Frequencies by System System Stereo Carrier ...
Page 52
Register List ACOEFF2 Address (hex): 33h Type: R/W Bit 7 Bit 6 Bit Name Reset ACOEFF2[7:0] 10010000 This value defines the loop clamping factor used to program the Proportional Coefficient of the baseband PLL loop filter (Channel 2). See BCOEFF2 ...
Page 53
STV82x6 SCOEFF Address (hex): 35h Type: R/W Bit 7 Bit 6 Bit Name Reset SCOEFF[7:0] 00011100 This value is used to program the proportional and integral coefficients of the QPSK Symbol tracking loop. See Table 17: QPSK System - BG/L/DK ...
Page 54
Register List Bit Name Reset CRF2[7:0] 00000000 Channel 2 Carrier Recovery Frequency. Displays the instantaneous frequency offset of the Channel 2 Baseband PLL CETH2 Address (hex): 38h Type: R/W Bit 7 Bit 6 Bit Name Reset CETH2[7:0] 00100000 This register ...
Page 55
STV82x6 CAROFFSET2 Address (hex): 3Ah Type: R/W Bit 7 Bit 6 Bit Name Reset CAROFFSET2 00000000 This value is used to correct the carrier frequency offset of the incoming IF signal. Automatic [7:0] frequency control in FM mode can be ...
Page 56
Register List NICAM_BER Address (hex): 3Eh Type: R Bit 7 Bit 6 Bit Name Reset ERROR[7:0] 00000000 NICAM Error Counter Value NICAM_STAT Address (hex): 3Fh Type: R Bit 7 Bit 6 NIC_DET F_MUTE Bit Name Reset NIC_DET 0 NICAM Signal ...
Page 57
STV82x6 Bit Name Reset Bit 7 0 Reserved. STD_MODE 0 0: German standard (Default) 1: Korean standard THRESH[3:0] 1100 Defines the threshold of the detector for pilot and tone frequencies. 0000 0001 0010 0011 0100 0101 0110 0111 TSCTRL[1:0] 00 ...
Page 58
Register List Bit Name Reset FM_DCL[7:0] 00000000 Displays (in two’s complement format) the FM (or AM) DC offset level after demodulation on channel 1 (and removed automatically mode, the DC offset value gives a direct value of the ...
Page 59
STV82x6 Bit Name Reset FM_PRESCALE 000110 - (or AM) prescaling to normalize the FM (or AM) demodulated signal level before [5:0] audio processing. Auto level control can be implemented by I²C software using the Peak ...
Page 60
Register List Bit Name Reset I2S_PRESCALE 0000 - 6dB I²S Input prescaling to normalize the incoming audio signal before audio processing. [3:0] Auto level control can be implemented by I²C software using the Peak Level Detector. These bits ...
Page 61
STV82x6 Bit Name Reset FMDPH_OFF De-emphasis (Default) 1: Bypass FM De-emphasis FMDPH_SW µs FM De-emphasis (Default µs FM De-emphasis CH_MX Address (hex): 48h Type: R/W Bit 7 Bit 6 I2S_MX[1:0] Bit Name ...
Page 62
Register List 1011 11XX CH_SEL Address (hex): 49h Type: R/W Bit 7 Bit 6 I2S_SEL[1:0] Bit Name Reset I2S_SEL[1:0] 00 Source Channel Selection. 0X: Demodulated sound (Default) SC_SEL[1:0] 00 10: SCART HP_SEL[1:0] 00 11: I²S LS_SEL[1:0] 00 Note: A mute ...
Page 63
STV82x6 2 A mute of the corresponding audio output is recommended before changing the language. Any audio discontinuity might create annoying audible plop. PEAK_DET_CTRL Address (hex): 4Bh Type: R Bit 7 Bit Bit Name Reset Bits[7:2] 000000 ...
Page 64
Register List PEAK_DET_STATR Address (hex): 4Dh Type: R Bit 7 Bit 6 Bit Name Reset PEAK_LEVEL_ 00000000 Displays the Absolute Peak Level of the audio source selected. The measured value is RIGHT[7:0] updated continuously every 64 ms. The range varies ...
Page 65
STV82x6 Note: Only standard deviation FM 50K kHz is compatible with other D/K1/K2/K3 standards in Automatic Standard Recognition Search mode. It has to be deselected when programs with larger FM deviation are broadcast (reserved only for D/K-Mono or D/K NICAM ...
Page 66
Register List Bit Name Reset LDK_ZWT3 0 D/K3 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: Enabled LDK_ZWT2 0 D/K2 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: Enabled LDK_ZWT1 0 D/K1 Zweiton (A2*) Stereo Standard Enable 0: Disabled 1: ...
Page 67
STV82x6 Bit Name Reset ZWEITON_TIME[ 100 Zweiton Detection Time-out 2:0] 000: 256 ms 001: 512 ms 010: 768 ms 011: 1024 ms Note: The time-out default value is optimum and does not normally need to be changed. AUTO_STAT Address (hex): ...
Page 68
Register List Mono Sound MONO_SID System (MHz) L 6.5 (AM) 6.5 (FM 50k) 6.5 (FM 200k) D/K 6.5 (FM 350k) 6.5 (FM 500k) D/K1/K2/ 6.5 (FM 50k) K3 9.12 Smart Volume Control SVC_SEL Address (hex): 59h Type: R/W Bit 7 ...
Page 69
STV82x6 Bit Name Reset SVC_TIME[1:0] 10 Defines the constant time of the gain loop. 00: 01: 10: 11: SVC_REF[4:0] 00000 Smart Volume Control Reference Level Select If SVC_ON = 0, this value defines the prescaling gain ranging from -30 dB ...
Page 70
Register List 9.13 Surround LS_SRD_CTRL Address (hex): 5Bh Type: R/W Bit 7 Bit 6 SRD_ON 0 Bit Name Reset SRD_ON 0 Surround Sound Enable 0: Surround Sound is disabled 1: Surround Sound is enabled Bits[6:3] 0000 Reserved SRD_SEL 0 Surround ...
Page 71
STV82x6 LS_STS_FREQ Address (hex): 5Dh Type: R Bit 7 Bit Bit Name Reset Bits[7:6] 00 Reserved. BASS_FREQ[1:0] 01 Defines the bass frequency effect for ST WideSurround Sound. Programmable values are listed in Table MEDIUM_FREQ[ 01 Defines the ...
Page 72
Register List LS_SRS_CENTER Address (hex): 5Fh Type: R/W Bit 7 Bit 6 Bit Name Reset SRS_CENTER 10000000 Defines the gain of the SRS™ Center component (in linear scale). [7:0] 1000 0000 (Default) 0111 1111 0111 1110 0111 1101 ........ 9.14 ...
Page 73
STV82x6 LS_EQ_BAND[1:5] Address (hex): 61h to 65h Type: R/W Bit 7 Bit Bit Name Reset Bits[7:5] 000 Reserved. Band Gain Adjustment within a range from - +12 ...
Page 74
Register List 9.15 Loudness/Bass & Treble LS_LOUD Address (hex): 66h Type: R/W Bit 7 Bit 6 LOUD_ON LOUD_TH[2:0] Bit Name Reset LOUD_ON 0 Loudness Enable 0: Loudness disabled 1: Loudness enabled LOUD_TH[2:0] 000 Loudness Threshold Programmable values are listed in ...
Page 75
STV82x6 Bit Name Reset BT_ON 0 Headphone Bass/Treble Enable 0: Headphone Bass/Treble disabled 1: Headphone Bass/Treble enabled Bit [6:0] 0 Reserved. HP_BASS_GAIN Address (hex): 72h Type: R/W Bit 7 Bit Bit Name Reset Bits[7:5] 000 Reserved BASS_GAIN[4:0] ...
Page 76
Register List 9.16 Volume/Balance Control Registers LS_VOL_CTRL Address (hex): 67h Type: R/W Bit 7 Bit Bit Name Reset Bits[7:1] 000000 Reserved. BAL_MODE 1 0: Independent mode. 1: Differential mode (Default) HP_VOL_CTRL Address (hex): 75h Type: R/W Bit ...
Page 77
STV82x6 Bit Name Reset VOL_L[7:0] 00000000 Loudspeaker Left Volume Volume may be programmed within a range between 0 dB and - steps of 0.375 dB. Programmable values are listed in HP_CVOL HP_VOL_L Address (hex): 76h Type: R/W Bit ...
Page 78
Register List LS_BAL LS_VOL_R Address (hex): 69h Type: R/W Bit 7 Bit 6 Bit Name Reset BAL[7:0] 00000000 Loudspeaker Differential Balance In Differential mode, the balance may be programmed in steps of 0.75 dB. Programmable values are listed in VOL_R[7:0] ...
Page 79
STV82x6 Register Value 1000 0010 1000 0001 1000 0000 (80h) 9.17 Subwoofer SW_GAIN Address (hex): 6Ah Type: R/W Bit 7 Bit 6 Bit Name Reset SW_GAIN[7:0] 10000000 Subwoofer Gain Gain may be programmed within a range between 0 dB and ...
Page 80
Register List SW_BAND Address (hex): 6Bh Type: R/W Bit 7 Bit 6 0 Bit Name Reset Bits[7:3] 00000 Reserved. SW_FREQ[2:0] 011 Cut-off frequency tuning from 400 Hz in steps 000 001: 100 ...
Page 81
STV82x6 BEEPER_TONE Address (hex): 7Ah Type: R/W Bit 7 Bit 6 BEEP_FREQ[2:0] Bit Name Reset BEEP_FREQ[2:0] 011 Defines the frequency of the beeper tone from 62 kHz in octaves 000: 62.5 Hz 001: 125 Hz 010: 250 ...
Page 82
Input/Output Groups 10 Input/Output Groups Pin numbers apply to SDIP package only. VDDH 1 SIF 5K GNDIF VDDH VREFIF 3 GNDIF VDDH AO1L 7 300 AO1R 8 AO2L 19 20 AO2R GNDA 82/97 VREFIF BGAP(1.2V) MONOIN 6K 30K VDDH 2K ...
Page 83
STV82x6 VDDH AI1L 11 AI1R 12 AI2L 15 AI2R 16 AI3L 23 AI3R 24 GNDA GNDA VDDH VMC2 14 GNDA VDDH 10K BGAP 25 GNDA 40K 82K VMC1 90K 47K BGAP (1.2V) VREFA 6K 30K VDDC BAND-GAP=1.2V Input/Output Groups VDDH ...
Page 84
Input/Output Groups VDDH 21 VDDA 17 VDDC 9 VDDIF 4 GNDS 31 GNDC 10 GNDIF 5 GNDA 18 REG 36 8K 1.2K VDD1 40 VDD2 48 GND1 41 GND2 47 SDO SCK 53 BUS1 54 ...
Page 85
STV82x6 VDDP XTI 43 GNDP XTO 44 Input/Output Groups 85/97 ...
Page 86
Electrical Characteristics 11 Electrical Characteristics A 10 kΩ load is applied to all outputs. 11.1 Absolute Maximum Ratings Symbol DV Digital Supply Voltage ( Analog Supply High Voltage ( Capacitor 100 pF discharged via 1.5 kΩ ...
Page 87
STV82x6 11.4 Crystal Recommendations Symbol F Crystal Parallel Resonance Frequency ( load capacitor) P DF/F Frequency Tolerance at 25 °C P DF/F Frequency Stability versus Temperature within a range from ° Motional Capacitor ...
Page 88
Electrical Characteristics 11.6 SIF to LS/HP/SCART Path Characteristics Symbol Parameter FM Demodulation BAND Frequency Response FM SNR Signal to Noise FM THD Total Harmonic Distortion FM SEP Stereo Channel Separation FM XTALK Dual Channel Crosstalk FM NICAM Demodulation BAND Frequency ...
Page 89
STV82x6 Symbol Parameter SNR Signal to Noise Ratio BAND Frequency Response XTALK Left/Right Crosstalk L/R Audio Crosstalk from Input XTALK IN1/2 Channel 1 to Input Channel 2 Audio Crosstalk from Output XTALK OUT1/2 Channel 1 to Output Channel 2 11.8 ...
Page 90
Electrical Characteristics Symbol Parameter THD Total Harmonic Distortion SNR Signal to Noise Ratio V MAIN Output Amplitude OUTAMP 11.11 I2S to SCART Path Characteristics Symbol Parameter THD Total Harmonic Distortion SNR Signal to Noise Ratio V MAIN Output Amplitude OUTAMP ...
Page 91
STV82x6 11.15 I²C Bus Interface Symbol SCL V Input Voltage Low Level IL V Input Voltage High Level IH V Low Output Voltage ( SCL Clock Frequency SCL Input Rise/Fall Times (10 to 90%) r ...
Page 92
Electrical Characteristics SDA SCL SDA for Start and Stop 92/97 Figure 19: Serial Bus Timing t buf hd, sta hd, dat t low t su, sta STV82x6 high t su, dat t su, ...
Page 93
STV82x6 12 Package Mechanical Data Figure 20: 56-Pin Shrink Plastic Dual In Line Package, 600-mil Width Dim 0. 0.20 D 50. 12. 2.92 SDIP56 mm 6.35 0.015 ...
Page 94
Package Mechanical Data Figure 21: 80-Pin Thin Plastic Quad Flat Package Dim. Min 0.05 A2 1.35 b 0. 0° L 0.45 L1 94/ Typ. Max. 1.60 ...
Page 95
STV82x6 13 Revision History Date Revision 10 Jan 2003 2.0 First Release 7 May 2003 2.1 Modification to 14 May 2004 2.2 Addition of pin 12 (TQFP80 Feb 2005 3 Modification of CETH (20h) register recommended value. Modification ...
Page 96
A Analog Power Supply ........................................ 29 Analog-to-Digital Conversion ............................. 12 Automatic Frequency Control ............................ 14 Automatic Gain Control ...................................... 12 Automatic Overmodulation Detection ................ 13 Automatic Standard Recognition System 12-13 Balance Control ................................................. 20 Bass Control ...................................................... 19 ...
Page 97
... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied ...