AD7921 Analog Devices, AD7921 Datasheet - Page 19

• Manufacturer Part Number: AD7921
• Description: 2-Channel, 2.35 V to 5.25 V, 250 kSPS, 12-Bit A/D Converter
• Manufacturer: Analog Devices

Specifications of AD7921

• Resolution (bits): 12bit
• # Chan: 2
• Sample Rate: 250kSPS
• Interface: Ser,SPI
• Analog Input Type: SE-Uni
• Ain Range: Uni Vdd
• Adc Architecture: SAR
• Pkg Type: SOP,SOT

POWER-UP TIME
The power-up time of the AD7911/AD7921 is 1 μs, which
means that with any frequency of SCLK up to 5 MHz, one
dummy cycle is always sufficient to allow the device to power
up. Once the dummy cycle is complete, the ADC is fully
powered up and the input signal is acquired properly. The quiet
time, t
bus goes back into three-state after the dummy conversion to
the next falling edge of CS . When running at a 250 kSPS
throughput rate, the AD7911/AD7921 power up and acquire a
signal within ±1 LSB in one dummy cycle.
When powering up from power-down mode with a dummy
cycle, as in Figure 28, the track-and-hold that was in hold mode
while the part was powered down returns to track mode on the
fifth SCLK falling edge that the part receives after the falling
edge of CS . This is shown as point A in
the part starts to acquire the signal on the channel selected in
the current dummy conversion.
Although at any SCLK frequency one dummy cycle is sufficient
to power up the device and acquire V
mean that a full dummy cycle of 16 SCLKs must always elapse
to power up the device and acquire V
power up the device and acquire the input signal. For example,
if a 5 MHz SCLK frequency was applied to the ADC, the cycle
time would be 3.2 μs. In one dummy cycle, 3.2 μs, the part
would be powered up and V
QUIET
DOUT
SCLK
, must still be allowed from the point at which the
DIN
CS
THE PART BEGINS
TO POWER UP
1
DOUT
SCLK
DIN
CHANNEL FOR NEXT CONVERSION
CS
IN
A
acquired fully. However, after 1 μs
5
THE PART GOES
INTO TRACK
INVALID DATA
IN
IN
, it does not necessarily
Figure 28
fully. 1μs is sufficient to
1
10
2
. At this point,
INVALID DATA
INVALID DATA
Figure 27. Entering Power- Down Mode
Figure 28. Exiting Power-Down Mode
16
Rev. A | Page 19 of 28
with a 5 MHz SCLK, only 5 SCLK cycles would have elapsed. At
this stage, the ADC would be fully powered up. In this case, CS
can be brought high after the 10th SCLK falling edge and
brought low again after a time, t
When power supplies are first applied to the AD7911/AD7921,
the ADC can power up in either power-down mode or normal
mode. Because of this, it is best to allow a dummy cycle to
elapse to ensure that the part is fully powered up before
attempting a valid conversion. Likewise, if the user wants to
keep the part in power-down mode while not in use and to
power up in power-down mode, then the dummy cycle can be
used to ensure that the device is in power-down mode by
executing a cycle such as that shown in Figure 27.
Once supplies are applied to the AD7911/AD7921, the power-
up time is the same as when powering up from the power-down
mode. It takes the part approximately 1 μs to power up fully in
normal mode. It is not necessary to wait 1 μs before executing a
dummy cycle to ensure the desired mode of operation. Instead,
the dummy cycle can occur directly after power is supplied to
the ADC. If the first valid conversion is then performed directly
after the dummy conversion, care must be taken to ensure that
adequate acquisition time has been allowed. When the ADC
powers up initially after supplies are applied, the track-and-hold
is in hold. It returns to track on the fifth SCLK falling edge that
the part receives after the falling edge of CS .
10
1
THREE-STATE
THREE-STATE
CHANNEL FOR NEXT CONVERSION
THE PART IS FULLY
POWERED UP WITH V
FULLY ACQUIRED
CONVERSION RESULT
16
IN
QUIET
, to initiate the conversion.
AD7911/AD7921
16