AD7940 Analog Devices, AD7940 Datasheet - Page 14

• Manufacturer Part Number: AD7940
• Description: 3 mW, 100 kSPS, 14-Bit ADC in 6-Lead SOT-23
• Manufacturer: Analog Devices

Specifications of AD7940

• Resolution (bits): 14bit
• # Chan: 1
• Sample Rate: 100kSPS
• Interface: Ser,SPI
• Analog Input Type: SE-Uni
• Ain Range: Uni Vdd
• Adc Architecture: SAR
• Pkg Type: SOP,SOT

POWER-DOWN MODE
This mode is intended for use in applications where slower
throughput rates are required. Either the ADC is powered down
between each conversion, or a series of conversions may be
performed at a high throughput rate, and then the ADC is
powered down for a relatively long duration between these
bursts of several conversions. When the AD7940 is in power-
down, all analog circuitry is powered down.
To enter power-down, the conversion process must be
interrupted by bringing CS high anywhere after the second
falling edge of SCLK and before the 10th falling edge of SCLK
as shown in Figure 17. Once CS has been brought high in this
window of SCLKs, the part will enter power-down, the
conversion that was initiated by the falling edge of CS will be
terminated, and SDATA will go back into three-state. If CS is
brought high before the second SCLK falling edge, the part will
remain in normal mode and will not power down. This will
avoid accidental power-down due to glitches on the CS line.
SDATA
SCLK
CS
1
THE PART BEGINS
TO POWER UP
SDATA
SCLK
CS
INVALID DATA
10
1
t
POWER UP
2
Figure 17. Entering Power-Down Mode
Figure 18. Exiting Power-Down Mode
16
Rev. A | Page 14 of 20
In order to exit this mode of operation and power up the
AD7940 again, a dummy conversion is performed. On the
falling edge of CS , the device will begin to power up and will
continue to power up as long as CS is held low until after the
falling edge of the 10th SCLK. The device will be fully powered
up once at least 16 SCLKs (or approximately 6 µs) have elapsed
and valid data will result from the next conversion as shown in
Figure 18. If CS is brought high before the 10th falling edge of
SCLK, regardless of the SCLK frequency, the AD7940 will go
back into power-down again. This avoids accidental power-up
due to glitches on the CS line or an inadvertent burst of 8 SCLK
cycles while CS is low. So although the device may begin to
power-up on the falling edge of CS , it will power down again on
the rising edge of CS as long as it occurs before the 10th SCLK
falling edge.
10
1
THE PART IS FULLY POWERED
UP WITH V
THREE-STATE
IN
FULLY ACQUIRED
VALID DATA
16
16
AD7940