AT32UC3B0512 Atmel Corporation, AT32UC3B0512 Datasheet - Page 54

• Manufacturer Part Number: AT32UC3B0512
• Manufacturer: Atmel Corporation

Specifications of AT32UC3B0512

• Flash (kbytes): 512 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 60 MHz
• Cpu: 32-bit AVR
• # Of Touch Channels: 32
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 44
• Ext Interrupts: 44
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 4
• Twi (i2c): 1
• Uart: 3
• Ssc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 16
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 96
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Operating Voltage (vcc): 3.0-3.6 or (1.65-1.95+3.0-3.6)
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 10
• Output Compare Channels: 16
• Input Capture Channels: 6
• Pwm Channels: 13
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

9.6.4
Name:
Access Type:
Offset:
Reset Value:
• PLLCOUNT: PLL Count
• PLLMUL: PLL Multiply Factor
• PLLDIV: PLL Division Factor
• PLLOPT: PLL Option
32059L–AVR32–01/2012
31
23
15
7
-
-
-
-
Specifies the number of slow clock cycles before ISR:LOCKn will be set after PLLn has been written, or after PLLn has been
automatically re-enabled after exiting a sleep mode.
These fields determine the ratio of the ouput frequency of the internal VCO of the PLL (f
• f
• f
If PLLOPT[1] bit is set to 0: f
If PLLOPT[1] bit is set to 1: f
Note that the PLLMUL field cannot be equal to 0 or 1, or the behavior of the PLL will be undefined.
PLLDIV gives also the input frequency of the PLL (f
if the PLLDIV field is set to 0: f
if the PLLDIV field is greater than 0: f
Select the operating range for the PLL.
PLLOPT[0]: Select the VCO frequency range.
PLLOPT[1]: Enable the extra output divider.
PLLOPT[2]: Disable the Wide-Bandwidth mode (Wide-Bandwidth mode allows a faster startup time and out-of-lock time).
•
PLL Control Register
VCO
VCO
= (PLLMUL+1)/(PLLDIV) * f
= 2 * (PLLMUL+1) * f
30
22
14
6
-
-
-
-
PLL0,1
Read/Write
0x020, 0x024
0x00000000
OSC
PLL
PLL
IN
29
21
13
= f
= f
5
if PLLDIV = 0.
-
-
-
= f
VCO.
VCO
OSC
OSC.
IN
/ 2
if PLLDIV > 0.
= f
.
OSC
/ (2 * PLLDIV).
28
20
12
4
-
-
IN
):
PLLOPT
27
19
11
3
PLLCOUNT
26
18
10
2
PLLMUL
PLLDIV
VCO
) to the source oscillator frequency:
PLLOSC
25
17
9
1
PLLEN
24
16
8
0
54