CS4525-CNZ Cirrus Logic Inc, CS4525-CNZ Datasheet - Page 27

• Manufacturer Part Number: CS4525-CNZ
• Description: IC AMP AUDIO PWR 30W QUAD 48QFN
• Manufacturer: Cirrus Logic Inc
• Series: Popguard®r
• Type: Class Dr

Specifications of CS4525-CNZ

• Output Type: 2-Channel (Stereo) or 4-Channel (Quad)
• Package / Case: 48-QFN
• Max Output Power X Channels @ Load: 30W x 1 @ 4 Ohm; 15W x 2 @ 8 Ohm
• Voltage - Supply: 8 V ~ 18 V
• Features: ADC, Depop, I²C, I²S, Mute, PWM, Short-Circuit and Thermal Protection, Volume Control
• Mounting Type: Surface Mount
• Product: Class-D
• Output Power: 30 W
• Thd Plus Noise: 10 %
• Operating Supply Voltage: 2.5 V to 5 V
• Supply Current: 54 mA
• Maximum Power Dissipation: 180 mW
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Audio - Load Impedance: 4 Ohms, 6 Ohms, 8 Ohms
• Audio Load Resistance: 8 Ohms, 4 Ohms
• Minimum Operating Temperature: 0 C
• Supply Voltage (max): 5.25 V
• Supply Voltage (min): 2.375 V
• Amplifier Class: D
• No. Of Channels: 4
• Supply Voltage Range: 8V To 18V
• Load Impedance: 4ohm
• Operating Temperature Range: 0°C To +70°C
• Amplifier Case Style: QFN
• No. Of Pins: 48
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1586 - REFERENCE BOARD FOR CS4525 PWM
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1264

DS726PP2
6.1.1.2
In this mode, the CS4525 will automatically drive the generated internal clock out of the SYS_CLK pin.
This can be disabled with the EnSysClk bit which will cause the SYS_CLK pin to become high-impedance.
Also, the DivSysClk bit allows the frequency of the generated internal clock to be divided by 2 prior to be-
ing driven out of the SYS_CLK.
It should be noted that the internal oscillator driver is disabled when the CS4525 is in reset (RST is low).
Any external devices connected to the SYS_CLK output will not receive a clock signal until the CS4525
is taken out of reset.
Figure 13
To use an external crystal in conjunction with the internal crystal driver, a 20 pF fundamental mode par-
allel resonant crystal must be connected between the XTI and XTO pins. This crystal must oscillate within
the frequency ranges specified in the XTI switching specifications table on
the crystal and its load capacitors should be connected to XTI and XTO. The SYS_CLK pin should be
connected to ground through a 22 kΩ pull-down resistor to prevent the CS4525 from recognizing system
noise on the SYS_CLK pin as a valid clocking signal.
If an external crystal is connected to the XTI/XTO pins while an input clock signal is present on the
SYS_CLK pin following the release of RST, then the CS4525 will automatically use the SYS_CLK pin for
its internal clock. Refer to
Referenced Control
EnSysClk.............................
DivSysClk............................
below demonstrates a typical clocking configuration using the crystal oscillator.
Crystal Oscillator Mode
Reset
Figure 13. Typical Crystal Oscillator Clocking Configuration
Register Location
“SYS_CLK Output Enable (EnSysClk)” on page 69
“SYS_CLK Output Divider (DivSysClk)” on page 69
Section 6.1.1.1
XTI
XTO
CS4525
RST
for a details about this mode of operation.
SYS_CLK
Clock_In
DSP
RST
page
23. Nothing other than
CS4525
27