AD8114AST Analog Devices Inc, AD8114AST Datasheet - Page 7

IC VIDEO CROSSPOINT SWIT 100LQFP

AD8114AST

Manufacturer Part Number
AD8114AST
Description
IC VIDEO CROSSPOINT SWIT 100LQFP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8114AST

Rohs Status
RoHS non-compliant
Function
Video Crosspoint Switch
Circuit
1 x 16:16
Voltage Supply Source
Dual Supply
Voltage - Supply, Single/dual (±)
±4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Array Configuration
16x16
Number Of Arrays
1
Screening Level
Industrial
Pin Count
100
Package Type
LQFP
Power Supply Requirement
Dual
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8114AST
Manufacturer:
WSI
Quantity:
141
Part Number:
AD8114AST
Manufacturer:
AD
Quantity:
648
Part Number:
AD8114ASTZ
Manufacturer:
AMI
Quantity:
24
Part Number:
AD8114ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD8114ASTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Table 6. Operation Truth Table
CE
1
0
0
0
X
PARALLEL
UPDATE
(OUTPUT ENABLE)
SER/PAR
A0
A1
A2
A3
(SERIAL)
(OUTPUT
ENABLE)
DATA IN
CLK
DATA
UPDATE
X
1
1
0
X
CE
OUT10 EN
OUT11 EN
OUT12 EN
OUT13 EN
OUT14 EN
OUT15 EN
OUT0 EN
OUT1 EN
OUT2 EN
OUT3 EN
OUT4 EN
OUT5 EN
OUT6 EN
OUT7 EN
OUT8 EN
OUT9 EN
RESET
D0
D1
D2
D3
D4
CLK
X
f
f
X
X
D1
D0
S
Q
CLK
D
LE
OUT0
Q
DATA IN
X
Data
D0…D4,
A0… A3
X
X
B0
D
Q
D1
D0
S
i
Q
D Q
CLK
OUT0
LE
B1
Q
D
D1
D0
X
DATA OUT
Data
NA in parallel mode
X
X
S
Q
CLK
D Q
LE
OUT0
i-80
B2
Q
D
D1
D0
S
Q
D Q
CLK
LE
OUT0
B3
Q
D
SWITCH MATRIX
D1
D0
S
Q
D Q
CLK
CLR
Figure 4. Logic Diagram
OUT0
LE
EN
X
RESET
1
1
1
0
Rev. B | Page 7 of 32
D
Q
256
D1
D0
S
Q
DECODE
D Q
CLK
LE
OUT1
B0
SER/
PAR
X
0
1
X
X
Q
D
D1
D0
Operation/Comment
No change in logic.
The data on the serial DATA IN line is loaded into
serial register. The first bit clocked into the serial register
appears at DATA OUT 80 clocks later.
The data on the parallel data lines, D0 to D4, are
loaded into the 80 bit serial shift register location
addressed by A0 to A3.
Data in the 80-bit shift register transfers into the
parallel latches that control the switch array.
Latches are transparent.
Asynchronous operation. All outputs are disabled.
Remainder of logic is unchanged.
S
Q
D Q
CLK
CLR
OUT14
LE
EN
D
Q
D1
D0
S
Q
D Q
CLK
OUT15
LE
B0
D
Q
D1
D0
S
Q
CLK
D Q
OUT15
LE
B1
Q
D
D1
D0
OUTPUT ENABLE
S
Q
D Q
CLK
OUT15
LE
B2
D
Q
AD8114/AD8115
16
D1
D0
S
Q
D Q
CLK
OUT15
LE
B3
Q
D
D1
D0
S
Q
D Q
CLK
CLR
OUT15
LE
EN
D
Q
DATA
OUT

Related parts for AD8114AST