CY62137CV30LL-70BAIT Cypress Semiconductor Corp, CY62137CV30LL-70BAIT Datasheet

no-image

CY62137CV30LL-70BAIT

Manufacturer Part Number
CY62137CV30LL-70BAIT
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY62137CV30LL-70BAIT

Density
2Mb
Access Time (max)
70ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
3V
Address Bus
17b
Package Type
FBGA
Operating Temp Range
-40C to 85C
Number Of Ports
1
Supply Current
15mA
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.3V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
48
Word Size
16b
Number Of Words
128K
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62137CV30LL-70BAIT
Manufacturer:
CYP
Quantity:
20 000
Features
Functional Description
The CY62137CV30/33 and CY62137CV are high-performance
CMOS static RAMs organized as 128K words by 16 bits. These
devices feature advanced circuit design to provide ultra low
active current. This is ideal for providing More Battery Life
(MoBL) in portable applications such as cellular telephones.
These devices also have an automatic power down feature that
significantly reduces power consumption by 80 percent when
Cypress Semiconductor Corporation
Document Number: 38-05201 Rev. *H
Logic Block Diagram
Very high speed: 55 ns
Temperature ranges
Pin compatible with CY62137V
Ultra low active power
Low and ultra low standby power
Easy memory expansion with CE and OE features
Automatic power down when deselected
CMOS for optimum speed and power
Available in Pb-free and non Pb-free 48-ball FBGA package
Industrial: –40°C to +85°C
Automotive-E: –40°C to +125°C
Typical active current: 1.5 mA at f = 1 MHz
Typical active current: 7 mA at f = f
POWER DOWN
CIRCUIT
A
A
A
A
A
A
A
A
A
A
A
6
5
4
3
2
1
0
10
9
8
7
MAX
(55 ns speed)
BHE
CE
BLE
198 Champion Court
COLUMN DECODER
DATA IN DRIVERS
RAM ARRAY
128K x 16
addresses are not toggling. Placing the device into standby
mode reduces power consumption by more than 99 percent
when deselected; Chip Enable (CE) HIGH or both Byte Low
Enable (BLE) and Byte High Enable (BHE) are HIGH. The input
and output pins (IO
high-impedance state in the following conditions:
Write to the device by taking CE and WE inputs LOW. If BLE is
LOW, then data from the IO pins (IO
the location specified on the address pins (A
BHE is LOW, then data from the IO pins (IO
written into the location specified on the address pins (A
A
Read from the device by taking Chip Enable (CE) and Output
Enable (OE) LOW, while forcing the Write Enable (WE) HIGH. If
BLE is LOW, then data from the memory location specified by
the address pins appear on IO
from memory appears on IO
page 10 for a complete description of read and write modes.
For best practice recommendations, refer to the Cypress
application note AN1064, SRAM System Guidelines.
16
Deselected (CE HIGH)
Outputs are disabled (OE HIGH)
Both BHE and BLE are disabled (BHE, BLE HIGH)
Write operation is active (CE LOW and Write Enable (WE)
LOW)
).
2-Mbit (128K x 16) Static RAM
San Jose
CY62137CV30/33 MoBL
,
CA 95134-1709
0
through IO
IO
IO
8
0
8
CY62137CV MoBL
0
to IO
–IO
–IO
to IO
BHE
WE
CE
OE
BLE
7
15
15
0
7
Revised October 16, 2007
through IO
. See the
. If BHE is LOW, then data
15
) are placed in a
8
0
through IO
“Truth Table”
through A
7
) is written into
408-943-2600
0
through
16
15
). If
®
®
) is
on
[+] Feedback
[+] Feedback

Related parts for CY62137CV30LL-70BAIT

CY62137CV30LL-70BAIT Summary of contents

Page 1

... POWER DOWN CIRCUIT Cypress Semiconductor Corporation Document Number: 38-05201 Rev. *H 2-Mbit (128K x 16) Static RAM addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected; Chip Enable (CE) HIGH or both Byte Low Enable (BLE) and Byte High Enable (BHE) are HIGH. The input ...

Page 2

... Product Portfolio Product Range CY62137CV30LL Industrial CY62137CV30LL Automotive CY62137CV33LL Industrial CY62137CVSL Industrial Pin Configuration Notes 1. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured pins are not connected on the die ensure proper operation, leave floating E3 (DNU) pin or tie to V Document Number: 38-05201 Rev ...

Page 3

Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ................................ –65° 150°C Ambient Temperature with Power Applied .......................................... –55° 125°C Supply Voltage to Ground Potential..........................................– ...

Page 4

Electrical Characteristics (Continued) Over the operating range Parameter Description V Output HIGH Voltage Output LOW Voltage Input HIGH Voltage IH V Input LOW Voltage IL I Input Leakage Current GND < V ...

Page 5

AC Test Loads and Waveforms OUTPUT INCLUDING JIG AND SCOPE Parameters Data Retention Characteristics Over the operating range Parameter Description V V for Data Retention ...

Page 6

Switching Characteristics [8] Over the operating range Parameter Description Read Cycle t Read Cycle Time RC t Address to Data Valid AA t Data Hold From Address Change OHA t CE LOW to Data Valid ACE t OE LOW to ...

Page 7

Switching Waveforms Figure 4. Read Cycle 1: Address Transition Controlled ADDRESS DATA OUT PREVIOUS DATA VALID ADDRESS CE t ACE OE t LZOE BHE/BLE t LZBE HIGH IMPEDANCE DATA OUT t LZCE SUPPLY CURRENT Notes 13. ...

Page 8

Switching Waveforms (continued) Figure 6. Write Cycle 1: WE Controlled ADDRESS BHE/BLE OE NOTE 18 DATA IO t HZOE Figure 7. Write Cycle 2: CE Controlled ADDRESS CE WE BHE/BLE OE DATA IO NOTE 18 t ...

Page 9

Switching Waveforms (continued) Figure 8. Write Cycle 3: WE Controlled, OE LOW ADDRESS CE BHE/BLE DATA IO NOTE 18 Figure 9. Write Cycle 4: BHE/BLE Controlled, OE LOW ADDRESS CE BHE/BLE NOTE 18 DATA ...

Page 10

... Contact your local Cypress sales representative for availability of these parts Speed Ordering Code (ns) 55 CY62137CV30LL-55BVI CY62137CV30LL-55BVXI CY62137CV33LL-55BVI 70 CY62137CV30LL-70BAI CY62137CV30LL-70BVI CY62137CVSL-70BAI CY62137CVSL-70BAXI CY62137CV30LL-70BAE CY62137CV30LL-70BVE CY62137CV30LL-70BVXE Document Number: 38-05201 Rev. *H Inputs or Outputs Mode Deselect or Power Down Deselect or Power Down –IO ) Read 0 15 –IO ); ...

Page 11

Package Diagrams TOP VIEW A1 CORNER 6.00±0.10 SEATING PLANE C Document Number: 38-05201 Rev. *H Figure 10. 48-Ball FBGA ( ...

Page 12

Package Diagrams (continued) TOP VIEW PIN 1 CORNER (LASER MARK 7.00±0.10 SIDE VIEW SEATING PLANE C Document Number: 38-05201 Rev. *H Figure 11. 48-Ball ...

Page 13

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...

Related keywords