LAN9500-ABZJ SMSC, LAN9500-ABZJ Datasheet - Page 15

IC USB 2.0 ETHER CTRLR 56-QFN

LAN9500-ABZJ

Manufacturer Part Number
LAN9500-ABZJ
Description
IC USB 2.0 ETHER CTRLR 56-QFN
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheets

Specifications of LAN9500-ABZJ

Controller Type
USB 2.0 Controller
Interface
MII
Voltage - Supply
3 V ~ 3.6 V
Current - Supply
78mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-QFN
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
IEEE 802.3 or IEEE 802.3u
Data Rate
10 Mbps or 100 Mbps
Supply Voltage (max)
3.6 V
Supply Voltage (min)
0 V
Supply Current (max)
97.5 mA, 135.2 mA
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
10BASE-T or 100BASE-TX
Maximum Power Dissipation
0.6657 W (Typ)
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
638-1071

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9500-ABZJ
Manufacturer:
SMSC
Quantity:
591
Part Number:
LAN9500-ABZJ
Manufacturer:
SMSC
Quantity:
8 000
Part Number:
LAN9500-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
USB 2.0 to 10/100 Ethernet Controller
Datasheet
SMSC LAN950x Family
NUM PINS
1
1
1
Note 3.1
Transmit Data
Purpose I/O 5
Transmit Data
Purpose I/O 4
(Internal PHY
(Internal PHY
Configuration
Configuration
PHY Mode)
Mode Only)
PHY Mode)
Mode Only)
PHY Mode)
EEPROM
(External
(External
(External
Transmit
General
Wakeup
General
Remote
Disable
NAME
Clock
Strap
Strap
1
0
Configuration strap values are latched on power-on reset and system reset. Configuration
straps are identified by an underlined symbol name. Signals that function as configuration
straps must be augmented with an external resistor when connected to a load.
EEP_DISABLE
RMT_WKP
SYMBOL
Table 3.1 MII Interface Pins (continued)
TXCLK
GPIO5
GPIO4
TXD1
TXD0
DATASHEET
BUFFER
IS/O8/
IS/O8/
TYPE
(PD)
OD8
(PU)
(PD)
(PD)
OD8
(PU)
(PD)
(PU)
O8
O8
IS
IS
IS
15
In external PHY mode, this pin functions as the
transmit data 1 output to the external PHY.
This General Purpose I/O pin is fully
programmable as either a push-pull output, an
open-drain output, or a Schmitt-triggered input.
This strap configures the default descriptor
values to support remote wakeup.
0 = Remote wakeup is not supported.
1 = Remote wakeup is supported.
See
configuration straps.
In external PHY mode, this pin functions as the
transmit data 0 output to the external PHY.
This General Purpose I/O pin is fully
programmable as either a push-pull output, an
open-drain output, or a Schmitt-triggered input.
This strap disables the autoloading of the
EEPROM contents. The assertion of this strap
does not prevent register access to the
EEPROM.
0 = EEPROM is recognized if present.
1 = EEPROM is not recognized even if it is
present.
See
configuration straps.
In external PHY mode, this pin is the transmitter
clock input from the external PHY. In internal
PHY mode, this pin is not used.
Note 3.1
Note 3.1
for more information on
for more information on
DESCRIPTION
Revision 1.0 (05-17-10)

Related parts for LAN9500-ABZJ