CS4205-KQZ Cirrus Logic Inc, CS4205-KQZ Datasheet - Page 21

• Manufacturer Part Number: CS4205-KQZ
• Description: IC CODEC AC97 I2S 48-LQFP
• Manufacturer: Cirrus Logic Inc
• Type: Audio Codec '97r

Specifications of CS4205-KQZ

• Package / Case: 48-LQFP
• Data Interface: Serial
• Resolution (bits): 18, 20 b
• Number Of Adcs / Dacs: 1 / 2
• Sigma Delta: Yes
• Dynamic Range, Adcs / Dacs (db) Typ: 90 / 90
• Voltage - Supply, Analog: 4.75 V ~ 5.25 V
• Voltage - Supply, Digital: 4.75 V ~ 5.25 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Number Of Adc Inputs: 8
• Number Of Dac Outputs: 3
• Conversion Rate: 48 KSPs
• Interface Type: Serial (5-Wire)
• Resolution: 18 bit, 20 bit
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Number Of Channels: 1 ADC, 1 DAC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 598-1182

4.1.3 Command Data Port (Slot 2)
WD[15:0]
NOTE:
4.1.4 PCM Playback Data (Slots 3-11)
PD[19:0]
4.1.5 GPIO Pin Control (Slot12)
GPIO[4:0]
DS489PP4
Bit 19
WD15 WD14 WD13 WD12 WD11 WD10 WD9 WD8 WD7 WD6 WD5 WD4 WD3 WD2 WD1 WD0
Bit 19 18
Bit 19
PD19 PD18 PD17 PD16 PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0
18
18
17
17
17
16
16
16
Not Implemented
cess is a read, this slot is ignored.
that when the Slot 1 Valid bit in output Slot 0 is ‘set’, the Slot 2 Valid bit in output Slot 0 should
always be ‘set’ during the same audio frame. No write access may be split across 2 frames.
the left and right DACs, serial data ports, and/or the S/PDIF transmitter. Table 14 on page 43
lists a cross reference for each function and its respective slot. The mapping of a given slot
to the DAC, serial data port, or S/PDIF transmitter is determined by the state of the ID[1:0]
bits in the Extended Audio ID Register (Index 28h) and by the SM[1:0] and AMAP bits in the
AC Mode Control Register (Index 5Eh).
GPIO Pin Control. The GPIO[4:0] bits control the CS4205 GPIO pins configured as outputs.
Write accesses using GPIO pin control bits configured as outputs will be reflected on the
GPIO pin output on the next AC-link frame. Write accesses using GPIO pin control bits con-
figured as inputs will have no effect and are ignored. If the GPOC bit in the Misc. Crystal Con-
trol Register (Index 60h) is ‘set’, the bits in output Slot 12 are ignored and GPIO pins
configured as outputs are controlled through the GPIO Pin Status Register (Index 54h).
Write Data. The WD[15:0] bits contain the 16-bit value to be written to the register. If an ac-
For any write to an AC ’97 register, the write is defined to be an ‘atomic’ access. This means
Playback Data. The PD[19:0] bits contain the 20-bit PCM (2’s complement) playback data for
15
15
15
14
14
14
13
13
13
12
12
11
12
11
10
11
10
9
10
GPIO4 GPIO3 GPIO2 GPIO1 GPIO0
9
8
9
8
7
8
7
6
7
6
5
6
5
5
4
4
4
3
3
Reserved
3
2
2
CS4205
Reserved
2
1
1
1
0
0
0
21