XC5VLX85T-1FFG1136C Xilinx Inc, XC5VLX85T-1FFG1136C Datasheet - Page 86

• Manufacturer Part Number: XC5VLX85T-1FFG1136C
• Description: IC FPGA VIRTEX-5 85K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX85T-1FFG1136C

• Total Ram Bits: 3981312
• Number Of Logic Elements/cells: 82944
• Number Of Labs/clbs: 6480
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 12960
• No. Of Gates: 85000
• Family Type: Virtex-5 LXT
• No. Of Speed Grades: 1
• No. Of I/o's: 480
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1527

Chapter 2: Clock Management Technology
X-Ref Target - Figure 2-19
86
PSINCDEC
PSDONE
PSCLK
CLKIN
PSEN
CLK0
Variable-Phase Shifting
D.C.
In
adjustments in the synchronous user interface. The PSDONE signal is asserted for one
cycle when the DCM completes one phase adjustment. After PSDONE is deasserted, PSEN
can be asserted again, allowing an additional phase shift to occur.
As shown in
synchronous to the rising edge of PSCLK.
•
•
1
Figure
Clock Event 1
At T
exactly one clock period; otherwise, a single increment/decrement of phase shift is not
guaranteed. Also, the PSINCDEC value at T
determines whether it is an increment (logic High) or a decrement (logic Low).
Clock Event 2
At T
or decrement of the DCM outputs. PSDONE is High for exactly one clock period when
the phase shift is complete. The time required for a complete phase shift varies. As a
result, PSDONE must be monitored for phase-shift status.
T
T
DMCCK_PSEN
DMCKO_PSDONE
Figure 2-19: Phase Shift Example: Variable
DMCCK_PSEN
DMCCK_PSINCDEC
2-19, the CLK0 output is phase-shifted using the dynamic phase-shift
Figure
2-19, all the variable-phase shift control and status signals are
, before clock event 1, PSEN is asserted. PSEN must be active for
, after clock event 2, PSDONE is asserted to indicate one increment
www.xilinx.com
D.C.
DMCCK_PSINCDEC
2
T
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
DMCKO_PSDONE
, before clock event 1,
ug190_2_20_0042406