XC5VLX85T-1FFG1136C Xilinx Inc, XC5VLX85T-1FFG1136C Datasheet - Page 297

• Manufacturer Part Number: XC5VLX85T-1FFG1136C
• Description: IC FPGA VIRTEX-5 85K 1136FBGA
• Manufacturer: Xilinx Inc
• Series: Virtex™-5 LXTr

Specifications of XC5VLX85T-1FFG1136C

• Total Ram Bits: 3981312
• Number Of Logic Elements/cells: 82944
• Number Of Labs/clbs: 6480
• Number Of I /o: 480
• Voltage - Supply: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1136-BBGA, FCBGA
• No. Of Logic Blocks: 12960
• No. Of Gates: 85000
• Family Type: Virtex-5 LXT
• No. Of Speed Grades: 1
• No. Of I/o's: 480
• Clock Management: PLL
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 122-1527

Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
Differential LVPECL (Low-Voltage Positive Emitter-Coupled Logic)
LVPECL Transceiver Termination
LVPECL is a very popular and powerful high-speed interface in many system applications.
Virtex-5 FPGA I/Os are designed to comply with the EIA/TIA electrical specifications for
2.5V LVPECL to make system and board design easier.
The Virtex-5 FPGA LVPECL transmitter and receiver requires the termination shown in
Figure
50 Ω transmission lines. The LVPECL driver is composed of two LVCMOS drivers that
form a compliant LVPECL output when combined with the three resistor output
termination circuit.
X-Ref Target - Figure 6-90
LVPECL_25
LVPECL_25
6-90, illustrating a Virtex-5 FPGA LVPECL transmitter and receiver on a board with
IOB
Figure 6-90: LVPECL Transmitter Termination
www.xilinx.com
70Ω
70Ω
R
R
S
S
R DIV
187Ω
Specific Guidelines for I/O Supported Standards
Z 0 = 50Ω
Z 0 = 50Ω
R DIFF = 100Ω
INX
IN
IOB
LVPECL_25
+
-
ug190_6_84_030506
Data in
297