EP1SGX25FF1020C5 Altera, EP1SGX25FF1020C5 Datasheet - Page 190

no-image

EP1SGX25FF1020C5

Manufacturer Part Number
EP1SGX25FF1020C5
Description
IC STRATIX GX FPGA 25K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX25FF1020C5

Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
607
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix GX
Number Of Logic Blocks/elements
25660
# I/os (max)
607
Frequency (max)
5GHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX25FF1020C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25FF1020C5
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25FF1020C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1SGX25FF1020C5ES
Manufacturer:
ALTERA
0
Part Number:
EP1SGX25FF1020C5N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1SGX25FF1020C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX25FF1020C5N
Manufacturer:
ALTERA
0
IEEE Std. 1149.1 (JTAG) Boundary-Scan Support
4–124
Stratix GX Device Handbook, Volume 1
Notes to
(1)
(2)
EP1SGX40
Table 4–35. 32-Bit Stratix GX Device IDCODE (Part 2 of 2)
Device
The most significant bit (MSB) is at the left end of the string.
The IDCODE’s least significant bit (LSB) is always 1.
Table
4–35:
Version (4 Bits)
0000
Figure 4–72
Figure 4–72. Stratix GX JTAG Waveforms
Table 4–36
devices.
t
t
t
t
Captured
Symbol
J C P
J C H
J C L
J P S U
Table 4–36. Stratix GX JTAG Timing Parameters & Values (Part 1 of 2)
Driven
Signal
Signal
to Be
to Be
TMS
TDO
TCK
TDI
0010 0000 0100 0101
Part Number (16 Bits)
TCK
TCK
TCK
JTAG port setup time
shows the JTAG timing parameters and values for Stratix GX
shows the timing requirements for the JTAG signals.
t
clock period
clock high time
clock low time
JCH
t
t
JPZX
JSZX
t
JCP
IDCODE (32 Bits)
t
JSSU
t
JCL
Parameter
t
JSH
t
t
JPCO
JSCO
Manufacturer Identity
(1)
000 0110 1110
t
JPSU
(11 Bits)
t
t
JSXZ
JPH
100
50
50
20
Min (ns) Max (ns)
Altera Corporation
LSB (1 Bit)
t
February 2005
JPXZ
1
(2)

Related parts for EP1SGX25FF1020C5