LTC1292CCN8#PBF Linear Technology, LTC1292CCN8#PBF Datasheet - Page 18

• Manufacturer Part Number: LTC1292CCN8#PBF
• Description: IC DATA ACQ SYSTEM 12BIT 8-DIP
• Manufacturer: Linear Technology
• Type: Data Acquisition System (DAS)r

Specifications of LTC1292CCN8#PBF

• Resolution (bits): 12 b
• Sampling Rate (per Second): 60k
• Data Interface: Serial, Parallel
• Voltage Supply Source: Single Supply
• Voltage - Supply: 5V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Through Hole
• Package / Case: 8-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

LTC1292/LTC1297
A
switching currents due to the switched-capacitor con-
version technique (see Figure 16). During each bit test
of the conversion (every CLK cycle) a capacitive current
spike will be generated on the reference pin by the A/D.
These current spikes settle quickly and do not cause a
problem. If slow settling circuitry is used to drive the
reference input, take care to insure that transients
caused by these current spikes settle completely during
each bit test of the conversion.
18
PPLICATI
Figure 18. Poor Reference Settling Can Cause A/D Errors
Figure 17. Adequate Reference Settling (LT1027)
Figure 16. Reference Input Equivalent Circuit
R
V
OUT
REF
O
REF
REF
14
13
U
+
HORIZONTAL: 1 s/DIV
–
HORIZONTAL: 10 s/DIV
S
I FOR ATIO
U
EVERY
CLK CYCLE
R
ON
W
8pF TO 40pF
LTC1292
LTC1297
LTC1292/7 F16
U
Figures 17 and 18 show examples of both adequate and
poor settling. Using a slower CLK will allow more time
for the reference to settle. Even at the maximum CLK
rate of 1MHz most references and op amps can be
made to settle within the 1 s bit time. For example the
LT1790 will settle adequately.
Reduced Reference Operation
The effective resolution of the LTC1292/LTC1297 can
be increased by reducing the input span of the con-
verter. The LTC1292/LTC1297 exhibit good linearity
over a range of reference voltages (see typical perfor-
mance characteristics curves of Change in Linearity vs
Reference Voltage). Care must be taken when operat-
ing at low values of V
step size and the resulting higher accuracy requirement
placed on the converter. Offset and noise are factors
that must be considered when operating at low V
values. The internal reference for V
the GND pin. Any voltage drop from the GND pin to the
ground plane will cause a gain error.
Offset with Reduced V
The offset of the LTC1292/LTC1297 has a larger effect
on the output code when the A/D is operated with a
reduced reference voltage. The offset (which is typi-
cally a fixed voltage) becomes a larger fraction of an
LSB as the size of the LSB is reduced. The typical
performance characteristics curve of Unadjusted Off-
set Error vs Reference Voltage shows how offset in
LSBs is related to reference voltage for a typical value
of V
with a 5V reference becomes 0.4LSB with a 1.25V
reference. If this offset is unacceptable, it can be
corrected digitally by the receiving system or by offset-
ting the –IN input to the LTC1292/LTC1297.
Noise with Reduced V
The total input referred noise of the LTC1292/LTC1297
can be reduced to approximately 200 V
ground plane, good bypassing, good layout techniques
and minimizing noise on the reference inputs. This
noise is insignificant with a 5V reference input but will
become a larger fraction of an LSB as the size of the LSB
OS
. For example a V
REF
REF
REF
OS
because of the reduced LSB
of 0.1mV, which is 0.1LSB
REF
has been tied to
P-P
using a
12927fb
REF