AD7701AR Analog Devices Inc, AD7701AR Datasheet - Page 15

IC ADC 16BIT LC2MOS 20-SOIC

AD7701AR

Manufacturer Part Number
AD7701AR
Description
IC ADC 16BIT LC2MOS 20-SOIC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7701AR

Rohs Status
RoHS non-compliant
Number Of Bits
16
Sampling Rate (per Second)
4k
Data Interface
Serial
Number Of Converters
1
Power Dissipation (max)
37mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (0.300", 7.50mm Width)

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7701AR
Manufacturer:
AD
Quantity:
10
Part Number:
AD7701AR
Manufacturer:
ADI
Quantity:
2 197
Part Number:
AD7701AR
Manufacturer:
AEROLFE
Quantity:
32
Part Number:
AD7701AR
Manufacturer:
ST
0
Part Number:
AD7701AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7701ARS
Manufacturer:
AD
Quantity:
12
Part Number:
AD7701ARS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7701ARSZ
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
AD7701ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Synchronous External Clock Mode (SEC)
The SEC mode (MODE pin grounded) is designed for direct
interface to the synchronous serial ports of industry-standard
microprocessors such as the COPS series, 68HC11, and 68HC05.
The SEC mode also allows customized interfaces, using I/O
port pins, to microprocessors that do not have a direct fit with
the AD7701’s other modes.
As shown in Figure 20, a falling edge on CS enables the serial
data output with the MSB initially valid. Subsequent data bits
change on the falling edge of an externally supplied SCLK.
After the LSB has been transmitted, DRDY goes high and
REV. E
SDATA (O)
SDATA (O)
DRDY (O)
DRDY (O)
SCLK (O)
CLKIN (I)
SCLK (I)
CS (I)
CS (I)
Figure 19. SSC Mode Showing Data Timing Relative to SCLK
HI-Z
HI-Z
HI-Z
72 CLKIN
CYCLES
Figure 20. Timing Diagram for the SEC Mode
DB15 (MSB)
(MSB)
DB15
DB14
DB14
–15–
DB13
SDATA goes three-state. If CS is low and the AD7701 is still
transmitting data when a new data-word becomes available, the
old data-word continues to be transmitted and the new data is lost.
If CS is taken high at any time during data transmission, SDATA
and SCLK will go three-state immediately. If CS returns low,
the AD7701 will continue transmission with the same data bit.
If transmission has not been initiated and completed by the time
the next data-word becomes available, and if CS is high, DRDY
will return high for four clock cycles, then fall as the new word
is loaded into the output register.
DB2
DB1
DB1
(LSB)
DB0 (LSB)
DB0
HI-Z
HI-Z
HI-Z
AD7701

Related parts for AD7701AR