AD7799BRUZ Analog Devices Inc, AD7799BRUZ Datasheet - Page 9

• Manufacturer Part Number: AD7799BRUZ
• Description: IC ADC 24BIT SIG-DEL 3CH 16TSSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7799BRUZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Bits: 24
• Sampling Rate (per Second): 470
• Number Of Converters: 1
• Power Dissipation (max): 2.5mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP (0.173", 4.40mm Width)
• Resolution (bits): 24bit
• Sampling Rate: 470SPS
• Input Channel Type: Differential
• Supply Voltage Range - Analog: 2.7V To 5.25V
• Supply Voltage Range - Digital: 2.7V To 5.25V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7799EBZ - BOARD EVALUATION FOR AD7799
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Mnemonic
SCLK
CS
AIN3(+)/P1
AIN3(−)/P2
AIN1(+)
AIN1(−)
AIN2(+)
AIN2(−)
REFIN(+)
REFIN(−)
PSW
GND
AV
DV
DOUT/RDY
DIN
DD
DD
Description
Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt-triggered
input, making the interface suitable for opto-isolated applications. The serial clock can be continuous, with all data
transmitted in a continuous train of pulses. Alternatively, it can be noncontinuous, with the information transmitted
to or from the ADC in smaller batches of data.
Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
systems with more than one device on the serial bus, or it can be used as a frame synchronization signal when
communicating with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode, with SCLK,
DIN, and DOUT/RDY used to interface with the device.
Analog Input/Digital Output Pin. AIN3(+) is the positive terminal of the differential analog input pair AIN3(+)/AIN3(−).
Alternatively, this pin can function as a general-purpose output bit referenced between AV
Analog Input/Digital Output Pin. AIN3(−) is the negative terminal of the differential analog input pair AIN3(+)/AIN3(−).
Alternatively, this pin can function as a general-purpose output bit referenced between AV
Analog Input. AIN1(+) is the positive terminal of the differential analog input pair AIN1(+)/AIN1(−).
Analog Input. AIN1(−) is the negative terminal of the differential analog input pair AIN1(+)/AIN1(−).
Analog Input. AIN2(+) is the positive terminal of the differential analog input pair AIN2(+)/AIN2(−).
Analog Input. AIN2(−) is the negative terminal of the differential analog input pair AIN2(+)/AIN2(−).
Positive Reference Input. An external reference can be applied between REFIN(+) and REFIN(−). REFIN(+) can lie
anywhere between AV
can function with a reference from 0.1 V to AV
Negative Reference Input. REFIN(−) is the negative reference input for REFIN. This reference input can lie anywhere
between GND and AV
Low-Side Power Switch to GND.
Ground Reference Point.
Supply Voltage. 2.7 V to 5.25 V.
Digital Interface Supply Voltage. The logic levels for the serial interface pins are related to this supply, which is
between 2.7 V and 5.25 V. The DV
with DV
Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose. It functions as a serial data output pin to
access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data
or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a
conversion. If the data is not read after the conversion, the pin goes high before the next update occurs.
The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With
an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word
information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid upon the SCLK rising edge.
Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers
within the ADC, with the register selection bits of the communication register identifying the appropriate register.
DD
at 3 V, or vice versa.
DD
DD
− 0.1 V.
and GND + 0.1 V. The nominal reference voltage (REFIN(+) – REFIN(−)) is 2.5 V, but the part
AIN3(+)/P1
AIN3(–)/P2
AIN1(+)
AIN1(–)
AIN2(+)
AIN2(–)
SCLK
CS
DD
Figure 5. Pin Configuration
voltage is independent of the voltage on AV
1
2
3
4
5
6
7
8
Rev. A | Page 9 of 28
(Not to Scale)
AD7798/
AD7799
TOP VIEW
DD
.
15
14
13
12
11
10
16
9
DIN
DOUT/RDY
DV
AV
GND
PSW
REFIN(–)
REFIN(+)
DD
DD
DD
; therefore, AV
AD7798/AD7799
DD
DD
and GND
and GND
DD
can equal 5 V