AD7799BRUZ Analog Devices Inc, AD7799BRUZ Datasheet - Page 17

no-image

AD7799BRUZ

Manufacturer Part Number
AD7799BRUZ
Description
IC ADC 24BIT SIG-DEL 3CH 16TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7799BRUZ

Data Interface
DSP, MICROWIRE™, QSPI™, Serial, SPI™
Number Of Bits
24
Sampling Rate (per Second)
470
Number Of Converters
1
Power Dissipation (max)
2.5mW
Voltage Supply Source
Analog and Digital
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP (0.173", 4.40mm Width)
Resolution (bits)
24bit
Sampling Rate
470SPS
Input Channel Type
Differential
Supply Voltage Range - Analog
2.7V To 5.25V
Supply Voltage Range - Digital
2.7V To 5.25V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD7799EBZ - BOARD EVALUATION FOR AD7799
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7799BRUZ
Manufacturer:
ADI
Quantity:
2 500
Part Number:
AD7799BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7799BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7799BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7799BRUZ-REEL
Manufacturer:
AD
Quantity:
800
Part Number:
AD7799BRUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7799BRUZREEL
Manufacturer:
PH
Quantity:
6 469
DATA REGISTER
RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x0000(00)
The conversion result from the ADC is stored in the data register. This is a read-only register. Upon completion of a read operation from
this register, the RDY bit and DOUT/ RDY pin are set.
ID REGISTER
RS2, RS1, RS0 = 1, 0, 0; Power-On/Reset = 0xX8 (AD7798)/0xX9 (AD7799)
The identification number for the AD7798/AD7799 is stored in the ID register. This is a read-only register.
IO REGISTER
RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00
The IO register is an 8-bit register from which data can be read or to which data can be written. This register is used to select the function
of the AIN3(+)/AIN3(−) pins. Table 16 outlines the bit designations for the IO register. IO0 through IO7 indicate the bit locations, with
IO denoting that the bits are in the IO register. IO7 denotes the first bit of the data stream. The number in parentheses indicates the
power-on/reset default status of that bit.
IO7
0(0)
Table 16. IO Register Bit Designations
Bit Location
IO7
IO6
IO5, IO4
IO3 to IO0
OFFSET REGISTER
RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x8000(AD7798)/0x800000 (AD7799)
Each analog input channel has a dedicated offset register that holds the offset calibration coefficient for the channel. This register is
16 bits wide on the AD7798 and 24 bits wide on the AD7799, and its power-on/reset value is 8000(00) hex. The offset register is used in
conjunction with its associated full-scale register to form a register pair. The power-on/reset value is automatically overwritten if an
internal or system zero-scale calibration is initiated by the user. The offset register is a read/write register. However, the AD7798/AD7799
must be in idle mode or power-down mode when writing to the offset register.
FULL-SCALE REGISTER
RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXX (AD7798)/0x5XXX00 (AD7799)
The full-scale register is a 16-bit register on the AD7798 and a 24-bit register on the AD7799. The full-scale register holds the full-scale
calibration coefficient for the ADC. The AD7798/AD7799 has three full-scale registers, with each channel having a dedicated full-scale
register. The full-scale registers are read/write registers. However, when writing to the full-scale registers, users must place the ADC in
power-down mode or idle mode. Upon power-on, these registers are configured with factory-calibrated, full-scale calibration coefficients,
with the calibration performed at gain = 128, the default gain setting. The default value is automatically overwritten if an internal or
system full-scale calibration is initiated by the user, or the full-scale register is written to.
IO6
IOEN(0)
Bit Name
0
IOEN
IO2DAT, IO1DAT
0
IO5
IO2DAT(0)
Description
This bit must be programmed with a Logic 0 for correct operation.
Configures the pins AIN3(+)/P1 and AIN3(−)/P2 as analog input pins or digital output pins. When
this bit is set, the pins are configured as Digital Output Pins P1 and P2. When this bit is cleared,
these pins are configured as analog input pins AIN3(+) and AIN3(−).
P1/P2 Data. When IOEN is set, the data for the Digital Output Pins P1 and P2 is written to Bit IO1DAT
and Bit IO2DAT.
These bits must be programmed with a Logic 0 for correct operation.
IO4
IO1DAT(0)
Rev. A | Page 17 of 28
IO3
0(0)
IO2
0(0)
IO1
0(0)
AD7798/AD7799
IO0
0(0)

Related parts for AD7799BRUZ