CY28RS480ZXC Cypress Semiconductor Corp, CY28RS480ZXC Datasheet - Page 5

• Manufacturer Part Number: CY28RS480ZXC
• Description: IC CLOCK GENERATOR 56-TSSOP
• Manufacturer: Cypress Semiconductor Corp
• Type: Clock Generatorr

Specifications of CY28RS480ZXC

• Frequency - Max: 200MHz
• Voltage - Supply: 3.135 V ~ 3.465 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 56-TSSOP II
• Frequency-max: 200MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Output: -
• Input: -

Document #: 38-07638 Rev. *C
Byte 2: Control Register 2
Byte 3: Control Register 3
Byte 4: Control Register 4
Bit
Bit
Bit
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
7
6
5
4
3
2
1
0
@Pup
@Pup
@Pup
1
0
1
0
1
1
1
1
0
0
0
0
0
0
1
1
1
1
0
1
0
1
1
SRC[T/C]5
SRC[T/C]4
SRC[T/C]3
SRC[T/C]2
SRC[T/C]1
SRC[T/C]0
CLKREQ#
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
CPUT/C
SRCT/C
USB_48
HTT66
HTT66
Name
Name
Name
CPU
SRC
CPU
SRC
PCI
Spread Spectrum Selection
‘0’ = –0.35%
‘1’ = –0.50%
48-MHz Output Drive Strength
0 = 2x, 1 = 1x
33-MHz Output Drive Strength
0 = 2x, 1 = 1x
Reserved
Reserved
CPU/SRC Spread Spectrum Enable
0 = Spread off, 1 = Spread on
Reserved
Reserved
CLKREQ# drive mode
0 = SRC clocks driven when stopped, 1 = SRC clocks tri-state when
stopped
CPU pd drive mode
0 = CPU clocks driven when power-down, 1 = CPU clocks tri-state
SRC pd drive mode
0 = SRC clocks driven when power-down, 1 = SRC clocks tri-state
Reserved
Reserved
Reserved
Reserved
HTT66 Output Drive Strength0 = High drive, 1 = Low drive.
SRC[T/C]5 CLKREQ0 control
1 = SRC[T/C]5 stoppable by CLKREQ#0 pin
0 = SRC[T/C]5 free running
SRC[T/C]4 CLKREQ#0 control
1 = SRC[T/C]4 stoppable by CLKREQ#0 pin
0 = SRC[T/C]4 free running
SRC[T/C]3 CLKREQ#0 control
1 = SRC[T/C]3 stoppable by CLKREQ#0 pin
0 = SRC[T/C]3 free running
SRC[T/C]2 CLKREQ#0 control
1 = SRC[T/C]2 stoppable by CLKREQ#0 pin
0 = SRC[T/C]2 free running
SRC[T/C]1 CLKREQ#0 control
1 = SRC[T/C]1 stoppable by CLKREQ#0 pin
0 = SRC[T/C]1 free running
SRC[T/C]0 CLKREQ#0 control
1 = SRC[T/C]1 stoppable by CLKREQ#0 pin
0 = SRC[T/C]1 free running
HTT66 Output enable
0 = Disabled, 1 = Enabled
Description
Description
Description
CY28RS480
Page 5 of 15
[+] Feedback