M393T5750EZA-CE6 Samsung Semiconductor, M393T5750EZA-CE6 Datasheet - Page 2

• Manufacturer Part Number: M393T5750EZA-CE6
• Manufacturer: Samsung Semiconductor

Specifications of M393T5750EZA-CE6

• Lead Free Status / RoHS Status: Compliant

Table of Contents
1.0 DDR2 Registered DIMM Ordering Information ..........................................................................4
2.0 Features ........................................................................................................................................4
3.0 Address Configuration ................................................................................................................4
4.0 Pin Configurations (Front side/Back side) ................................................................................5
5.0 Pin Description ............................................................................................................................5
6.0 Input/Output Functional Description .........................................................................................6
7.0 Functional Block Diagram ...........................................................................................................7
8.0 Absolute Maximum DC Ratings ................................................................................................11
9.0 AC & DC Operating Conditions ................................................................................................11
10.0 IDD Specification Parameters Definition ...............................................................................13
11.0 Operating Current Table : .......................................................................................................14
12.0 Input/Output Capacitance .......................................................................................................18
13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 .....................................18
14.0 Physical Dimensions ...............................................................................................................23
15.0 240 Pin DDR2 Registered DIMM Clock Topology .................................................................26
RDIMM
7.1 512MB, 64Mx72 Module - M393T6553EZ3/M393T6553EZA
7.2 1GB, 128Mx72 Module - M393T2953EZ3/M393T2953EZA
7.3 1GB, 128Mx72 Module - M393T2950EZ3/M393T2950EZA
7.4 2GB, 256Mx72 Module - M393T5750EZ3/M393T5750EZA
9.1 Recommended DC Operating Conditions (SSTL - 1.8)
9.2 Operating Temperature Condition
9.3 Input DC Logic Level
9.4 Input AC Logic Level
9.5 AC Input Test Conditions
11.1 M393T6553EZ3 / M393T6553EZA : 512MB(64Mx8 *9) Module
11.2 M393T6553EZ3 / M393T6553EZA : 512MB(64Mx8 *9) Module
11.3 M393T2953EZ3 / M393T2953EZA : 1GB(64Mx8 *18) Module
11.4 M393T2953EZ3 / M393T2953EZA : 1GB(64Mx8 *18) Module
11.5 M393T2950EZ3 / M393T2950EZA : 1GB(128Mx4 *18) Module
11.6 M393T2950EZ3 / M393T2950EZA : 1GB(128Mx4 *18) Module
11.7 M393T5750EZ3 / M393T5750EZA : 2GB(128Mx4 *36) Module
11.8 M393T5750EZ3 / M393T5750EZA : 2GB(128Mx4 *36) Module
13.1 Refresh Parameters by Device Density
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)
13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400)
14.1 64Mbx8 based 64Mx72 Module (1 Rank)
14.2 64Mbx8/128Mbx4 based 128Mx72 Module (2/1 Ranks)
14.3 128Mbx4 based 256Mx72 Module (2 Ranks
..................................................................................................................12
..................................................................................................................12
............................................................................................................12
................................................................................................12
........................................................................................18
......................................................................................23
) .................................................................................25
2 of 26
.....................................................................11
...................................................................24
....................................................................8
..................................................................10
...................................................................9
.................................................................7
...........................................................15
...........................................................15
.........................................................14
.........................................................14
.........................................................16
.........................................................16
.........................................................17
.........................................................17
.......................................................19
.......................................................21
.............................................18
Rev. 1.4 August 2008
DDR2 SDRAM