MT46V64M8TG-6TAT:F Micron Technology Inc, MT46V64M8TG-6TAT:F Datasheet - Page 57

• Manufacturer Part Number: MT46V64M8TG-6TAT:F
• Manufacturer: Micron Technology Inc

Specifications of MT46V64M8TG-6TAT:F

• Lead Free Status / RoHS Status: Not Compliant

CAS Latency (CL)
Figure 24:
PDF: 09005aef80a1d9d4/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 512Mb DDR: Rev. N; Core DDR Rev. B 2/09 EN
CAS Latency
Note:
The CL is the delay, in clock cycles, between the registration of a READ command and
the availability of the first bit of output data. The latency can be set to 2, 2.5, or 3 (-5B
only) clocks, as shown in Figure 24. Reserved states should not be used, as unknown
operation or incompatibility with future versions may result.
If a READ command is registered at clock edge n, and the latency is m clocks, the data
will be available nominally coincident with clock edge n + m. Table 35 on page 58 indi-
cates the operating frequencies at which each CL setting can be used.
Command
Command
Command
BL = 4 in the cases shown; shown with nominal
DQS
DQS
DQS
CK#
CK#
CK#
DQ
DQ
DQ
CK
CK
CK
READ
READ
READ
T0
T0
T0
CL = 2
CL = 3
CL = 2.5
NOP
NOP
NOP
T1
T1
T1
57
Transitioning Data
Micron Technology, Inc., reserves the right to change products or specifications without notice.
NOP
NOP
NOP
T2
T2
T2
512Mb: x4, x8, x16 DDR SDRAM
T2n
T2n
t
AC,
t
DQSCK, and
NOP
NOP
NOP
T3
T3
T3
Don’t Care
T3n
T3n
T3n
©2000 Micron Technology, Inc. All rights reserved.
t
DQSQ.
Operations