PIC18LF8628T-I/PT Microchip Technology, PIC18LF8628T-I/PT Datasheet - Page 25

no-image

PIC18LF8628T-I/PT

Manufacturer Part Number
PIC18LF8628T-I/PT
Description
PIC18 With 96KB Flash, 4KB RAM, 1024 DataEE, 12-bit ADC 80 TQFP 12x12x1mm T/R
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18LF8628T-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
70
Program Memory Size
96KB (48K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TFQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PIC18LF8628T-I/PTTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18LF8628T-I/PT
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PIC18LF8628T-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
4.0
4.1
Code memory is accessed one byte at a time via the
4-bit command, ‘1001’ (table read, post-increment).
The contents of memory pointed to by the Table Pointer
(TBLPTRU:TBLPTRH:TBLPTRL) are serially output on
PGD.
TABLE 4-1:
FIGURE 4-1:
© 2009 Microchip Technology Inc.
Step 1: Set Table Pointer.
Step 2: Read memory and then shift out on PGD, LSb to MSb.
Command
PGC
PGD
0000
0000
0000
0000
0000
0000
1001
4-Bit
READING THE DEVICE
Read Code Memory, ID Locations
and Configuration Bits
1
1
2
0
0E <Addr[21:16]>
6E F8
0E <Addr[15:8]>
6E F7
0E <Addr[7:0]>
6E F6
00 00
READ CODE MEMORY SEQUENCE
3
0
Data Payload
TABLE READ, POST-INCREMENT INSTRUCTION TIMING (1001)
4
1
P5
PGD = Input
1
2
3
4
MOVLW Addr[21:16]
MOVWF TBLPTRU
MOVLW <Addr[15:8]>
MOVWF TBLPTRH
MOVLW <Addr[7:0]>
MOVWF TBLPTRL
TBLRD *+
5
6
7
8
P6
9
LSb
The 4-bit command is shifted in LSb first. The read is
executed during the next 8 clocks, then shifted out on
PGD during the last 8 clocks, LSb to MSb. A delay of
P6 must be introduced after the falling edge of the 8th
PGC of the operand to allow PGD to transition from an
input to an output. During this time, PGC must be held
low (see Figure 4-1). This operation also increments
the Table Pointer by one, pointing to the next byte in
code memory for the next read.
This technique will work to read any memory in the
000000h to 3FFFFFh address space, so it also applies
to the reading of the ID and Configuration registers.
PIC18F872X FAMILY
P14
10 11
1
Core Instruction
2
PGD = Output
Shift Data Out
12
3
13
4
14
5
15 16
6
MSb
P5A
Fetch Next 4-Bit Command
1
n
PGD = Input
2
DS39643C-page 25
n
3
n
4
n

Related parts for PIC18LF8628T-I/PT