ICS8523BG IDT, Integrated Device Technology Inc, ICS8523BG Datasheet

ICS8523BG

Manufacturer Part Number
ICS8523BG
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Driverr
Datasheet

Specifications of ICS8523BG

Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
650MHz
Output Logic Level
HSTL
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Package Type
TSSOP
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
20
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS8523BG
Manufacturer:
SANYO
Quantity:
230
Part Number:
ICS8523BGI
Manufacturer:
PHILIPS
Quantity:
367
Part Number:
ICS8523BGLF
Manufacturer:
ICS
Quantity:
5 510
Part Number:
ICS8523BGLF
Quantity:
5 510
Part Number:
ICS8523BGLFT
Manufacturer:
IDT
Quantity:
8 000
LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-
HSTL FANOUT BUFFER
Description
standard differential input levels. The PCLK, PCLK pair can accept
LVPECL, CML, or SSTL input levels. The clock enable is internally
synchronized to eliminate runt pulses on the outputs during
asynchronous assertion/deassertion of the clock enable pin.
Guaranteed output and part-to-part skew characteristics make the
ICS8523 ideal for those applications demanding well defined
performance and repeatability.
Block Diagram
IDT™ / ICS™ HSTL FANOUT BUFFER
CLK_SEL
HiPerClockS™
CLK_EN
ICS
PCLK
PCLK
CLK
CLK
Pullup
Pulldown
Pullup
Pulldown
Pullup
Pulldown
The ICS8523 is a low skew, high performance 1-to-4
Differential-to-HSTL fanout buffer and a member of
the HiPerClockS™ family of High Performance Clock
Solutions from IDT. The ICS8523 has two selectable
clock inputs. The CLK, CLK pair can accept most
0
1
D
LE
Q
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
1
Features
Pin Assignment
Four differentialoutput HSTL compatible outputs
Selectable differential CLK, CLK or LVPECL clock inputs
CLK, CLK pair can accept the following differential input levels:
LVPECL, LVDS, HSTL, HCSL, SSTL
PCLK, PCLK pair can accept the following differential input
levels: LVPECL, CML, SSTL
Maximum output frequenc: 650MHz
Translates any single-ended input signal to HSTL levels with
resistor bias on CLK input
Output skew: 30ps (maximum)
Part-to-part skew: 200ps (maximum)
3.3V core, 1.8V output operating supply
0°C to 70°C ambient operating temperature
Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
6.5mm x 4.4mm x 0.925mm
CLK_SEL
CLK_EN
nPCLK
20-Lead TSSOP
PCLK
nCLK
package body
GND
CLK
V
DD
G Package
nc
nc
Top View
ICS8523
1
2
3
4
5
6
7
8
9
10
ICS8523CGREV. D MARCH 13, 2007
20
19
18
17
16
15
14
13
12
11
Q0
V
Q1
nQ1
nQ2
Q3
nQ0
Q2
nQ3
DDO
ICS8523

Related parts for ICS8523BG

ICS8523BG Summary of contents

Page 1

LOW SKEW, 1-TO-4, DIFFERENTIAL-TO- HSTL FANOUT BUFFER Description The ICS8523 is a low skew, high performance 1-to-4 ICS Differential-to-HSTL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock HiPerClockS™ Solutions from IDT. The ICS8523 has two ...

Page 2

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Table 1. Pin Descriptions Number Name 1 GND Power 2 CLK_EN Input 3 CLK_SEL Input 4 CLK Input 5 CLK Input 6 CLK Input 7 CLK Input Unused 10 V ...

Page 3

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Function Tables Table 3A. Control Input Function Table Inputs CLK_EN CLK_SEL After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge ...

Page 4

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Absolute Maximum Ratings NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or ...

Page 5

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Table 4C. Differential DC Characteristics, V Symbol Parameter CLK I Input High Current IH CLK CLK I Input Low Current IL CLK V Peak-to-Peak Voltage PP Common Mode Input Voltage; V CMR NOTE ...

Page 6

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER AC Electrical Characteristics Table 5. AC Characteristics Parameter Symbol f Output Frequency MAX t Propagation Delay; NOTE 1 PD tsk(o) Output Skew; NOTE 2, 3 tsk(pp) Part-to-Part Skew; NOTE 3, 4 ...

Page 7

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Parameter Measurement Information 3.3V±5% 1.8V±0. CC, V DDO HSTL GND GND = 0V 3.3V/1.8V Output Load AC Test Circuit tsk(o) Output Skew CLK, PCLK ...

Page 8

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Parameter Measurement Information, continued tsk(o) Output Duty Cycle/Pulse Width/Period Application Information Wiring the Differential Input to Accept Single Ended Levels Figure 2 shows how the differential input can be ...

Page 9

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Differential Clock Input Interface The CLK /CLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V SWING and V input requirements. Figures show interface CMR examples for ...

Page 10

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER LVPECL Clock Input Interface The PCLK /PCLK accepts LVPECL, CML, SSTL and other differential signals. Both V and V SWING V input requirements. Figures show interface CMR examples for the ...

Page 11

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Recommendations for Unused Input and Output Pins Inputs: LVCMOS Control Pins: All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1kΩ ...

Page 12

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Power Considerations This section provides information on power dissipation and junction temperature for the ICS8523. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8523 is ...

Page 13

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER 3. Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. HSTL output driver circuit and termination are shown in Figure 6. V DDO Q1 Figure ...

Page 14

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Reliability Information Table 7. θ vs. Air Flow Table for a 20 Lead TSSOP JA Linear Feet per Minute Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards Transistor Count ...

Page 15

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Ordering Information Table 8. Ordering Information Part/Order Number Marking 8523CG ICS8523CG 8523CGT ICS8523CG 8523CGLF ICS8523CGLF 8523CGLFT ICS8523CGLF NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free ...

Page 16

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Revision History Sheet Rev Table Page Description of Change T4D 5 HSTL table - added Characteristics table - t changed Max. from 2.0ns to 1.6ns Updated ...

Page 17

ICS8523 LOW SKEW, 1-TO-4, DIFFERENTIAL-TO-HSTL FANOUT BUFFER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States ...

Related keywords