LE79R241DJC Zarlink, LE79R241DJC Datasheet
LE79R241DJC
Specifications of LE79R241DJC
Available stocks
Related parts for LE79R241DJC
LE79R241DJC Summary of contents
Page 1
... Intelligent Subscriber Line Interface Circuit ORDERING INFORMATION A VE790 series ISLAC™ device must be used with this part. Device Package Type Le79R241JC 32-pin PLCC Le79R241DJC 32-pin PLCC (Green) Le79R241QC 32-pin QFN Le79R241FQC 32-pin QFN (Green) 1. Due to size constraints, QFN devices are marked by omitting the “ ...
Page 2
... Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Application Circuits .19 Line card Parts List- Internal Ringing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 Line card Parts List - External Ringing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 Physical Dimensions .23 32-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 32-Pin QFN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 Revision H to Revision .25 Revision I to Revision .25 Revision .25 Revision .25 Revision .26 Revision .26 Revision .26 Revision .26 2 Zarlink Semiconductor Inc. ...
Page 3
... PRODUCT DESCRIPTION Zarlink’s VE790 series voice chip sets integrate all functions of the subscriber line. Two chip types are used to implement the — line card the Le79R241 ISLIC device and a VE790 series ISLAC device. These provide the following basic functions: 1. The Le79R241 ISLIC device: A high voltage, bipolar device that drives the subscriber line, maintains lon- gitudinal balance and senses line conditions ...
Page 4
... Figure 1. Block Diagram Longitudinal Control Two-Wire Interface Fault Control Meas. Switch Driver Relay Control Relay Drivers Input Decoder and Control Registers Relay Driver 1 4 Zarlink Semiconductor Inc Signal RSN Transmission VTX Gain/Level VLB Shift Attenuator VSAB VREF Signal IMT Conditioning ILG ...
Page 5
... R2 R1 Power amplifiers positive supply BGND A Amplifier + - + - VREF + - - + B Amplifier To Power Amplifiers Decoder RD1 RD2 RD3 Control Register Demux Zarlink Semiconductor Inc. RSN + VTX + β = VSAB 0.01 - VREF VREF VREF Gain/Level Shift VLB Thermal Shutdown IMT 600 600 ILG 600 600 CREF ...
Page 6
... Line and ringer capacitance – Loop resistance • Integrated self-test features – Echo gain, distortion, and noise • Guaranteed performance over commercial and industrial temperature ranges. • three relay drivers per Le79R241 ISLIC device – Configurable as test load switches 6 Zarlink Semiconductor Inc. ...
Page 7
... CHIP SET BLOCK DIAGRAM - FOUR CHANNEL LINE CARD Networks and A3 Protection Le79R241 7 Le79R241 AGND1 AGND2 7 Le79R241 3 7 Le79R241 BATH BATL 7 Zarlink Semiconductor Inc. 4 VCCA LD1 VCCD DGND1 VREF DGND2 4 IO(1-4) LD2 TSCA/G TSCB DRA/DD LD3 DRB Le79Q224x P1-P3 DXB Quad Codec/ Filter DXA/DU LD4 DCLK/S0 PCLK/FS R REF ...
Page 8
... CONNECTION DIAGRAMS 1. Pin 1 is marked for orientation. 2. RSVD = Reserved. Do not connect to this pin. 3. The thermally enhanced QFN package features an exposed pad on the underside which must be electrically tied to VBH. Figure 2. Le79R241DJC RYE TMS 9 32-Pin PLCC TMP 10 TMN Figure 3. Le79R241FQC RYE 32-Pin QFN ...
Page 9
... Networks that program receive gain and two-wire impedance connect to this node. This input virtual potential of VREF. These pins are used during Zarlink testing. In the application, they must be left floating. Emitter connection for R2 and R3. Normally connected to relay ground. Sense the voltages on the line side of the fuse resistors at the A and B leads. External sense resistors, RSA and RSB, protect these pins from lightning or power-cross ...
Page 10
... V +0.4 to –104 V – VBH – BGND + 1 VBH – BGND + 5 VBH – BGND + 10 VBH – BGND + 15 Ipeak = ±5 mA Ipeak = ±12 ± 150 mA –0.4 to VCC + 0.4 V 1.67 W 3.00 W 1.33 W 2.40 W JESD22 Class 1C compliant 10 Zarlink Semiconductor Inc. ...
Page 11
... Operating Ranges Zarlink guarantees the performance of this device over commercial (0ºC to 70ºC) and industrial (-40ºC to 85ºC) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment ...
Page 12
... VLB = VREF ± ILOOP = 10 mA 283 ILONG = 10 mA 575 Active modes Incremental DC current gain 462.5 Disconnect ISA = Disconnect ISB = –40°C +25°C +85°C –3 –1 12 Zarlink Semiconductor Inc Ω Ω RT Network VREF Typ Max Unit Note VBH–6 VBH–7 55.5 51 55.5 15 16. ...
Page 13
... R2,R3 Off Leakage Zener Break Over Zener On Voltage R2 Condition Min 25 mA/relay sink 40 mA/relay sink R2,R3 = BGND RYE = VBH Iz = 100 µA 6 Figure 4. Relay Drivers RYE A. Relay Driver Configuration R1 BGND B. Ring Relay 13 Zarlink Semiconductor Inc. Typ Max Unit Note 0.4 0 0.8 1.0 0 100 µA 7 ...
Page 14
... –40°C to 85° 3400 kHz 50 to 3400 kHz Active mode 20 Freq = 12 kHz 2.8 Vrms Freq = 16 kHz 40 metering load = 200 Ω 14 Zarlink Semiconductor Inc. Typ Max Unit Note 1 2. Ω Ω 70 135 –13.98 –13.83 –13.98 –13.78 2. +0.1 +0 ...
Page 15
... To perform external ringing, the VE790 series ISLAC device is set to external ringing mode (RMODE = 1), enables the ring relay, and puts the Le79R241 ISLIC device in the Standby mode. Condition Min Active Internal Ringing Condition Min Fault IMT operates normally (V KG, IMT above 2.8 V; ILG operates normally 15 Zarlink Semiconductor Inc. Typ Max Unit VBH+6 V Typ Max Unit 1 µA ...
Page 16
... High Battery (BATH) Active internal ringing and BGND Description V SA ---------- and 400 Current-Limit Behavior, on page Table 1 to allow compliance with safety specifications 16 Zarlink Semiconductor Inc. Connection to RMGPi & RMGLi Resistors Open Open A and B Amplifier Output V SB ---------- , respectively. 400 15. In external ringing, Table 1 ...
Page 17
... Fall time Le79R241 ISLIC device LD pin LD minimum pulse width P1–3 data Setup time P1–3 data hold time Max P1–3 data delay – 3 pins. – 3 returns state, protecting the Le79R241 ISLIC device and the line 17 Zarlink Semiconductor Inc. Description • (I – 5 mA) < (S – – 2 TMG L ...
Page 18
... P1,P2,P3 VREF LD VREF t P1,P2,P3 187.5 µ State Data Relay Data DETAIL A tr SLD t SLDPW SDXSU t SDXD 18 Zarlink Semiconductor Inc. S Write State Register Lock Registers Write Relay Register New State Data Write State Register tf SLD Write Relay Register t SDXHD Relay driver response R ...
Page 19
... ILG TMP RLGi TMN VREF VREF VBH VBL LD GND VBP RYE BGND RSVD * Connections shown for one channel 19 Zarlink Semiconductor Inc. VOUTi DGND RHLai RHLbi VHLi RHLdi AGND CHLdi VREF VCCA VSABi VCCD VINi U2 Le79228x codec VLBi VIMTi VILGi BACK PLANE ...
Page 20
... 20% 100 V 100 nF 20% 100 V 1 kΩ kΩ Zarlink Semiconductor Inc. Comments codec TECCOR Battrax protector 50 ns response time 2 W Fusible or PTC protection resistors Sense resistors Impedance control resistor Receive path gain resistor Current reference setting resistor Battery sense resistors Feed/metering resistor ...
Page 21
... VBL P2 P3 RSVD2 RYE VBP R2H R3H R1 BGND RSVD *Connections shown for one channel **DT2i is optional - Should be put if Le79R251 is used. RSRBi RSRC 21 Zarlink Semiconductor Inc. VOUTi DGND RHLbi AGND VHLi RHLdi CHLdi VCCA VCC +3.3 VDC VSABi VCCD VINi U2 Le79Q224x or Le79228x ...
Page 22
... V Coil 22 Zarlink Semiconductor Inc. Comments codec Transient Voltage Suppressor, Power 80 V Innovations 100 response time 2 W Fusible or PTC protection resistors 1/4 W Sense resistors 1/8 W Impedance control resistor 1/8 W Receive path gain resistor ...
Page 23
... Exact shape of this feature is optional. 0.550 0.553 0.255 REF 5 Details of pin 1 identifier are optional but must be located -- 10 deg within the zone indicated. 6 Sum of DAM bar protrusions to be 0.007 max per lead. 7 Controlling dimension : Inch. 8 Reference document : JEDEC MS-016 32-Pin PLCC 23 Zarlink Semiconductor Inc. ...
Page 24
... The Terminal #1 identifier may be either a mold or marked feature. 5.90 5. Coplanarity applies to the exposed pad as well as the terminals. 6. Reference Document: JEDEC MO-220. 0.63 7. Lead width deviates from the JEDEC MO-220 standard. 0.05 32-Pin QFN 24 Zarlink Semiconductor Inc degrees. ...
Page 25
... Removed references to DISLAC documents in "Related Literature" • In "Pin Descriptions," added row describing exposed pad • Standardized notes in "Absolute Maximum Ratings" section ° the "Electrical Ranges" section. ” to “PT ” and corrected “(R TMG RTMG 25 Zarlink Semiconductor Inc. I )” to “( .” ...
Page 26
... Revised DC Specifications, page 12, No. 12, 13 for I • Added note to Physical Dimensions, on page 23 Revision • Enhanced format of package drawings in • Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007 > 5 mA, deleted the last sentence in the Description section L Application Circuits, on page 19 Ordering Information, on page ...
Page 27
... Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned ...