LAN9215I-MT SMSC, LAN9215I-MT Datasheet - Page 58

Ethernet ICs Indust Hi Efficient Single-Chip

LAN9215I-MT

Manufacturer Part Number
LAN9215I-MT
Description
Ethernet ICs Indust Hi Efficient Single-Chip
Manufacturer
SMSC
Type
Single Chip MAC and PHY Controllerr
Datasheet

Specifications of LAN9215I-MT

Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Product
Ethernet Controllers
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 Mbps, 100 Mbps
Supply Voltage (max)
5 V
Supply Voltage (min)
3.3 V
Supply Current (max)
69 mA
Maximum Operating Temperature
+ 85 C
Package / Case
TQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9215I-MT
Manufacturer:
XILINX
Quantity:
450
Part Number:
LAN9215I-MT
Manufacturer:
Standard
Quantity:
6 176
Part Number:
LAN9215I-MT
Manufacturer:
SMSC32
Quantity:
51
Revision 2.7 (03-15-10)
3.13.2
3.13.3
29:16
BITS
31
30
15
14
13
Reserved. This bit is reserved. Reads 0.
Filtering Fail. When set, this bit indicates that the associated frame failed the address recognizing
filtering.
Packet Length. The size, in bytes, of the corresponding received frame.
Error Status (ES). When set this bit indicates that the MIL has reported an error. This bit is the
Internal logical “or” of bits 11,7,6 and 1.
Reserved. These bits are reserved. Reads 0.
Broadcast Frame. When set, this bit indicates that the received frame has a Broadcast address.
RX Packet Format
The RX status words can be read from the RX status FIFO port, while the RX data packets can be
read from the RX data FIFO. RX data packets are formatted in a specific manner before the host can
read them as shown in
status word from the RX status FIFO, to ascertain the data size and any error conditions.
Note 3.17 The LAN9215i host bus interface supports 16-bit bus transfers; internally, all data paths
RX Status Format
are 32-bits wide.
transactions.
Host Read
Order
Last
2nd
1st
Figure
Figure 3.18 RX Packet Format
Figure 3.18
3.18. It is assumed that the host has previously read the associated
31
ofs + First Data DWORD
DATASHEET
Optional offset DWORDn
Optional offset DWORD0
Optional Pad DWORD0
Optional Pad DWORDn
16-bit Non-PCI 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Last Data DWORD
describes the host read ordering for pairs of atomic 16-bit
DESCRIPTION
58
.
.
.
.
.
.
.
.
0
SMSC LAN9215i
Datasheet

Related parts for LAN9215I-MT