DS90C387VJD National Semiconductor, DS90C387VJD Datasheet - Page 11

• Manufacturer Part Number: DS90C387VJD
• Description: Transceiver IC
• Manufacturer: National Semiconductor

Specifications of DS90C387VJD

• No. Of Drivers: 2
• Driver Case Style: TQFP
• No. Of Pins: 100
• Transceiver Type: Display Interface
• Mounting Type: Surface Mount
• No. Of Channels: 8
• No. Of Driver/receivers: 2/2
• Peak Reflow Compatible (260 C): No
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

AC Timing Diagrams
C — Setup and Hold Time (Internal data sampling window) defined by RSPOS (receiver input strobe position) min and max
TPPOS — Transmitter output pulse position (min and max)
RSKM ≥ Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
See Applications Informations section for more details.
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max
RSKMD ≥ TPPOSvariance (d) + TJCC (output jitter)(f) + ISI (m)
See Applications Informations section for more details.
j
j
j
j
j
j
Cable Skew — typically 10 ps to 40 ps per foot, media dependent
TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
ISI is dependent on interconnect length; may be zero
d = Tppos — Transmitter output pulse position (min and max)
f = TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
m = extra margin - assigned to ISI in long cable applications
FIGURE 13. Receiver Skew Margin (RSKMD) with DESKEW
(Continued)
FIGURE 12. Receiver Skew Margin
11
10007325
10007329
www.national.com