W25Q64CVSSIG Winbond Electronics, W25Q64CVSSIG Datasheet - Page 30

no-image

W25Q64CVSSIG

Manufacturer Part Number
W25Q64CVSSIG
Description
IC SPI FLASH 64MBIT 8-SOIC
Manufacturer
Winbond Electronics
Datasheet

Specifications of W25Q64CVSSIG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (8M x 8)
Speed
80MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (0.083", 2.10mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q5822008

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W25Q64CVSSIG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W25Q64CVSSIG
Quantity:
15
W25Q64CV
11.2.14 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO
and IO
. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
0
1
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS
is raised and then lowered) does not require the BBh instruction code, as shown in figure 13b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before
issuing normal instructions (See 11.2.20 for detail descriptions).
Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4  10)
- 30 -

Related parts for W25Q64CVSSIG